Remap

Tavana, Mohammad Khavari; Ziabari, Amir Kavyan; Arjomand, Mohammad; Kandemir, Mahmut; Das, Chita R.; Kaeli, David

doi:10.1145/3132402.3132421

Cited by 9 publications

(9 citation statements)

References 35 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The extra read ensures that the resistance of each cell is within a safe region and is used for error detection as well. Read verification mechanism is used for error detection in our work (as considered in prior studies [4,16,30,32,38,41,42,45,46,49]).…”

Section: Write Mechanisms In Pcm Dimmsmentioning

confidence: 99%

“…Prior work proposed error correction schemes specifically designed for PCM to improve memory lifetime. We classify these schemes into the following three categories [46].…”

Section: Related Work: Hard-fault Tolerance In Pcmmentioning

confidence: 99%

“…REMAP [46] uses all the metadata space for replacing faulty bits. The locations of failed memory cells are identified by extra write operations, instead of storing a pointer to each failed cell.…”

Section: :7mentioning

confidence: 99%

“…We begin our evaluation using Monte-Carlo simulation, making a few simplifying assumptions to perform lifetime simulation in a reasonable amount of time. Much of the prior work discussed in this article used Monte Carlo simulation to evaluate their error recovery schemes [4,8,16,32,38,41,42,46,47].…”

Section: Monte-carlo Simulation For Memory Lifetime Analysismentioning

confidence: 99%

“…The memory lifetime is assumed to follow a normal distribution, with a mean of 10 8 . Coefficient of variation (CoV) values of 0.2, and 0.3 are used in our experiments to model different degrees of imperfection in process technology [41,46,51]. The higher the CoV, the higher the variability of the lifetimes across memory cells.…”

Section: Experimental Setup To Evaluate the Effectiveness Of Block Cmentioning

confidence: 99%

See 4 more Smart Citations

Block Cooperation

Tavana

Ziabari

Kaeli

2018

ACM Trans. Archit. Code Optim.

Self Cite

View full text Add to dashboard Cite

Block-level cooperation is an endurance management technique that operates on top of error correction mechanisms to extend memory lifetimes. Once an error recovery scheme fails to recover from faults in a data block, the entire physical page associated with that block is disabled and becomes unavailable to the physical address space. To reduce the page waste caused by early block failures, other blocks can be used to support the failed block, working cooperatively to keep it alive and extend the faulty page's lifetime. We combine the proposed technique with existing error recovery schemes, such as Error Correction Pointers (ECP) and Aegis, to increase memory lifetimes. Block cooperation is realized through metadata sharing in ECP, where one data block shares its unused metadata with another data block. When combined with Aegis, block cooperation is realized through reorganizing data layout, where blocks possessing few faults come to the aid of failed blocks, bringing them back from the dead. Our evaluation using Monte Carlo simulation shows that block cooperation at a single level (or multiple levels) on top of ECP and Aegis, boosts memory lifetimes by 28% (37%) and 8% (14%) on average, respectively. Furthermore, using trace-driven benchmark evaluation shows that lifetime boost can reach to 68% (30%) exploiting metadata sharing (or data layout reorganization).

show abstract

Section: Write Mechanisms In Pcm Dimmsmentioning

confidence: 99%

“…Prior work proposed error correction schemes specifically designed for PCM to improve memory lifetime. We classify these schemes into the following three categories [46].…”

Section: Related Work: Hard-fault Tolerance In Pcmmentioning

confidence: 99%

Section: :7mentioning

confidence: 99%