2009
DOI: 10.11728/cjss2009.01.130
|View full text |Cite
|
Sign up to set email alerts
|

Research on multi-system software GNSS receiver of micro-satellite

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2014
2014
2014
2014

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(3 citation statements)
references
References 0 publications
0
3
0
Order By: Relevance
“…The internal circuit of FPGA [1] was designed for the coordination between CY7C68013A interface chip and the FPGA, the key lies in the cache and the logic control functions to ensure that the data can be cached by the FIFO in FPGA during a certain period of time when the PC software can't read data for some reasons, which can effectively improve the overall bandwidth of the data acquisition system. Within the FPGA, the reference clock drives 8 samples of IF data string to transfer and combined into a 16 bits data, then the data enter into the custom FIFO caching, FIFO depth is large enough to meet the transmission requirements, and the half-full flag was set to detect whether the FIFO is overflowed or not during data acquisition process.…”
Section: Fpga Internal Circuit Designmentioning
confidence: 99%
See 2 more Smart Citations
“…The internal circuit of FPGA [1] was designed for the coordination between CY7C68013A interface chip and the FPGA, the key lies in the cache and the logic control functions to ensure that the data can be cached by the FIFO in FPGA during a certain period of time when the PC software can't read data for some reasons, which can effectively improve the overall bandwidth of the data acquisition system. Within the FPGA, the reference clock drives 8 samples of IF data string to transfer and combined into a 16 bits data, then the data enter into the custom FIFO caching, FIFO depth is large enough to meet the transmission requirements, and the half-full flag was set to detect whether the FIFO is overflowed or not during data acquisition process.…”
Section: Fpga Internal Circuit Designmentioning
confidence: 99%
“…Compared with the traditional technology of hardware receiver, the software receiver has many advantages, in recent years it has become one of the most important development trend in the field of satellite navigation [1] . Intermediate frequency signal is the data source of software receiver, the access method including intermediate frequency signal simulation and real-time acquisition.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation