2015 IEEE International Symposium on Multiple-Valued Logic 2015
DOI: 10.1109/ismvl.2015.21
|View full text |Cite
|
Sign up to set email alerts
|

Reversible Logic Synthesis via Biconditional Binary Decision Diagrams

Abstract: Abstract-Reversible logic synthesis is an emerging research area to aid the circuit implementation for multiple nano-scale technologies with bounded fan-out. Due to the inherent complexity of this problem, several heuristics are proposed in the literature. Among those, reversible logic synthesis using decision diagrams offers an attractive solution due to its scalability and performance. In this paper, we exploit a novel, canonical, Biconditional Binary Decision Diagram (BBDD) for reversible logic synthesis. U… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
5
0
1

Year Published

2015
2015
2022
2022

Publication Types

Select...
5
2
1

Relationship

2
6

Authors

Journals

citations
Cited by 12 publications
(6 citation statements)
references
References 24 publications
0
5
0
1
Order By: Relevance
“…Instead, BBDDs are based on the biconditional expansion which natively models reversible XOR operations. In this way, BBDDs enable a more compact mapping into common reversible gates, such as Toffoli gates [134]. Fig.…”
Section: Resultsmentioning
confidence: 99%
“…Instead, BBDDs are based on the biconditional expansion which natively models reversible XOR operations. In this way, BBDDs enable a more compact mapping into common reversible gates, such as Toffoli gates [134]. Fig.…”
Section: Resultsmentioning
confidence: 99%
“…Kronecker 功能决策图(Kronecker FDD, KFDD) [10] 或 双条件 BDD(biconditional BDD, BBDD) [11] 表示模型 的可逆电路综合方法. 为降低量子成本和量子位 数, 有在 KFDD 中使用补边并结合负控制线 Toffoli 门的方法 [12] , 以及对 FDD 或 KFDD 中的结点进行 排 序 的 方 法 [9,13] .…”
Section: 计算机辅助设计与图形学学报unclassified
“…The most effective methods use multi-level logic network representations such as BDDs [45], [61], [62], And-inverter graphs [63], [64], XOR-majority graphs [55], or LUT networks [65]. These methods are referred to as hierarchical reversible logic synthesis.…”
Section: Compiling Boolean Functionsmentioning
confidence: 99%