2013
DOI: 10.4103/0256-4602.107343
|View full text |Cite
|
Sign up to set email alerts
|

Review of Sense Amplifiers for Static Random Access Memory

Abstract: Sense amplifier (SA) is being viewed as one of the most critical circuits in the periphery of high-speed, low-power-embedded static random access memory (SRAMs). This paper provides a systematic overview of voltage-mode, charge-transfer, current-mode SAs, and calibration-based SAs for SRAM. Recent advances in developing SAs have paved the way for lower delay, lower energy, and higher reliability. For comparison, all SAs based on 65 nm CMOS technology are simulated under different power supplies, bit-line capac… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
3
0

Year Published

2015
2015
2023
2023

Publication Types

Select...
6
1

Relationship

0
7

Authors

Journals

citations
Cited by 14 publications
(3 citation statements)
references
References 33 publications
0
3
0
Order By: Relevance
“…FinFET was invented by a research team at California State University, Berkeley, to characterize a quasi, dual-gated transistor constructed on an SOI substrate [ 5 , 6 , 7 ]. The FinFET technology was born because of the ever-increasing degrees of integration.…”
Section: Implementation Of 6t-sram Using Cmos Finfet and Memristormentioning
confidence: 99%
“…FinFET was invented by a research team at California State University, Berkeley, to characterize a quasi, dual-gated transistor constructed on an SOI substrate [ 5 , 6 , 7 ]. The FinFET technology was born because of the ever-increasing degrees of integration.…”
Section: Implementation Of 6t-sram Using Cmos Finfet and Memristormentioning
confidence: 99%
“…A major advantage of this topology is that its speed is independent of the bit-line capacitance. As the sensing node impedance is very small, the read discharge current from the memory can be directly injected into the sense amplifier [33]. This SA topology has demonstrated commendable performance for higher operational voltages (V DD ).…”
Section: Schematic Review Of the Existing Sa Topologiesmentioning
confidence: 99%
“…[10,11] Prototypical register/static random-access memory (SRAM) technologies are fast (few nanoseconds) but volatile and have a low integration density, which limits their use to high-speed/ cache memory applications. [12] The register, based on a set of flip flops, plays a key role in accepting, storing, and transferring data and instructions that are being utilized immediately by the CPU, as well as other digital circuitries. [13] The data can be transferred in a serial manner using shift-based operations.…”
mentioning
confidence: 99%