2015
DOI: 10.1016/j.microrel.2014.12.006
|View full text |Cite
|
Sign up to set email alerts
|

Robust dual-direction SCR with low trigger voltage, tunable holding voltage for high-voltage ESD protection

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4

Citation Types

0
8
0

Year Published

2018
2018
2024
2024

Publication Types

Select...
9

Relationship

2
7

Authors

Journals

citations
Cited by 23 publications
(8 citation statements)
references
References 9 publications
0
8
0
Order By: Relevance
“…The deep snapback phenomenon of DDSCR will also cause some problems with high trigger voltage and low holding voltage. [4][5][6][7] A novel dual-polarity device were proposed by Salcedo et al The device meets various ESD protection requirements. The trigger voltage can be adjusted by breakdown junction of DDSCR.…”
Section: Introductionmentioning
confidence: 99%
“…The deep snapback phenomenon of DDSCR will also cause some problems with high trigger voltage and low holding voltage. [4][5][6][7] A novel dual-polarity device were proposed by Salcedo et al The device meets various ESD protection requirements. The trigger voltage can be adjusted by breakdown junction of DDSCR.…”
Section: Introductionmentioning
confidence: 99%
“…The current release capability of the device reaches 87 mA/μm, which enables better on-chip integration. The above device structure provides design ideas for ESD protection of high-voltage communication chips [6]. Xi et al used a 30V complementary diffused metal-oxide semiconductor (CDMOS) process to fabricate a new type of SCR.…”
Section: Introductionmentioning
confidence: 99%
“…Efforts have been dedicated to achieve latch‐up immunity by improving the holding voltage of LDMOS‐SCR [3, 4]. One of the commonly used solutions is to increase the distance between the anode and the cathode [3], but this method does not improve the holding voltage of LDMOS‐SCR sufficiently.…”
Section: Introductionmentioning
confidence: 99%
“…Efforts have been dedicated to achieve latch-up immunity by improving the holding voltage of LDMOS-SCR [3,4]. One of the commonly used solutions is to increase the distance between the anode and the cathode [3], but this method does not improve the holding voltage of LDMOS-SCR sufficiently. To elevate the holding voltage of LDMOS-SCR to be high enough, stacking LDMOS-SCR structure with ring-resistance-triggering technology has been implemented in [4].…”
mentioning
confidence: 99%