2011
DOI: 10.1021/nl1044692
|View full text |Cite
|
Sign up to set email alerts
|

Room-Temperature Charge Stability Modulated by Quantum Effects in a Nanoscale Silicon Island

Abstract: We report on transport measurement performed on a room-temperature-operating ultra-small Coulomb blockade devices with a silicon island of sub-5nm. The charge stability at 300K exhibits a substantial change in slopes and diagonal size of each successive Coulomb diamond, but remarkably its main feature persists even at low temperature down to 5.3K except for additional Coulomb peak splitting. This key feature of charge stability with additional fine structures of Coulomb peaks are successfully modeled by includ… Show more

Help me understand this report
View preprint versions

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
40
1

Year Published

2013
2013
2024
2024

Publication Types

Select...
6
3

Relationship

1
8

Authors

Journals

citations
Cited by 75 publications
(41 citation statements)
references
References 27 publications
0
40
1
Order By: Relevance
“…16,17 Many attempts have been made for the realization of high-performance QD-SETs. [18][19][20][21] Among the possible material choices for QD-SETs, Ge is particularly attractive because of its Bohr radius (24.9 nm) larger than their counterparts of Si (5 nm) and metals (<1 nm), suggesting a relative ease of sustaining stable CB operation at given QD size and temperature. The authors have demonstrated a promising complementary metal-oxide-semiconductor (CMOS)-compatible nanofabrication approach for the realization of Ge-QD SHTs with self-aligned electrodes over the conventional lithographic patterning and epitaxial growth techniques.…”
mentioning
confidence: 99%
“…16,17 Many attempts have been made for the realization of high-performance QD-SETs. [18][19][20][21] Among the possible material choices for QD-SETs, Ge is particularly attractive because of its Bohr radius (24.9 nm) larger than their counterparts of Si (5 nm) and metals (<1 nm), suggesting a relative ease of sustaining stable CB operation at given QD size and temperature. The authors have demonstrated a promising complementary metal-oxide-semiconductor (CMOS)-compatible nanofabrication approach for the realization of Ge-QD SHTs with self-aligned electrodes over the conventional lithographic patterning and epitaxial growth techniques.…”
mentioning
confidence: 99%
“…The proposed circuits are simulated using the MIB compact model. The island, gate and tunnel capacitors of SET designed for room temperature operation and the supply voltage Vdd is taken to 08V [10,11].…”
Section: Resultsmentioning
confidence: 99%
“…The single-charge transistor tunneling in a granular device in the quantum case is realized only for rare combinations of parameters and needs in addition well controlled gate voltages applied to each grain. In this case the excess charge carriers can classically stay in the grains for a sufficiently long time [2,[19][20][21][22][23][24][25][26]. Even then it is difficult to maintain this regime due to charge migration into the nearby gates and insulating areas.…”
Section: Introductionmentioning
confidence: 99%