2000
DOI: 10.1016/s0167-9317(99)00317-2
|View full text |Cite
|
Sign up to set email alerts
|

Room temperature electroless plating copper seed layer process for damascene interlevel metal structures

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
29
0

Year Published

2004
2004
2019
2019

Publication Types

Select...
10

Relationship

0
10

Authors

Journals

citations
Cited by 52 publications
(29 citation statements)
references
References 8 publications
0
29
0
Order By: Relevance
“…A 10 Ϫ3 M combined Pd/HF solution used in this study was proposed by Patterson et al 8 The HF etches away the TiN oxide from the TiN surface and continues to etch the TiN barrier layer while at the same time allowing the Pd to be deposited in situ. 8,12 The two-step chemical reaction can be summarized as 8…”
Section: Methodsmentioning
confidence: 99%
“…A 10 Ϫ3 M combined Pd/HF solution used in this study was proposed by Patterson et al 8 The HF etches away the TiN oxide from the TiN surface and continues to etch the TiN barrier layer while at the same time allowing the Pd to be deposited in situ. 8,12 The two-step chemical reaction can be summarized as 8…”
Section: Methodsmentioning
confidence: 99%
“…One example is the application of Pd-based colloidal particles as activator to initiate electroless copper deposition which is an important process in circuitry formation for PCB and other electronic devices [11][12][13][14]. In the activation step, the colloidal activator will adsorb onto the insulating substrate and initiate subsequent electroless metal deposition.…”
Section: Introductionmentioning
confidence: 99%
“…Generally, the seed particles, produced using the sensitization/activation, displacement, or other related processes, tend to form aggregates exceeding 20 nm. 13,21,22 Thus, these methods are generally incapable of initiating the plating of electroless barriers of extremely fine thickness ͑e.g., р20 nm͒. Given the results just presented, clearly, it is possible to fabricate electroless barriers of thickness only 20 nm or even less using this all-electrochemical integrated plating technique by properly optimizing the surface activating procedure.…”
Section: Resultsmentioning
confidence: 99%