2000
DOI: 10.1109/35.888261
|View full text |Cite
|
Sign up to set email alerts
|

Saturn: a terabit packet switch using dual round robin

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
59
0

Year Published

2001
2001
2017
2017

Publication Types

Select...
6
3
1

Relationship

0
10

Authors

Journals

citations
Cited by 142 publications
(59 citation statements)
references
References 11 publications
0
59
0
Order By: Relevance
“…H.J. Chao et.al, 2001 [5] proposed a model by designing a high capacity packet switch (eg. Multiple terabits/second) that: (1) supports individual line rates in excess of the speeds of available electronic memory and is capable of supporting the same qualities and service as an output-queued switch and from a more practical point of view, the arbitration should be separated from the output packet scheduling to keep the implementation and time complexities reasonable.…”
Section: Iiliterature Surveymentioning
confidence: 99%
“…H.J. Chao et.al, 2001 [5] proposed a model by designing a high capacity packet switch (eg. Multiple terabits/second) that: (1) supports individual line rates in excess of the speeds of available electronic memory and is capable of supporting the same qualities and service as an output-queued switch and from a more practical point of view, the arbitration should be separated from the output packet scheduling to keep the implementation and time complexities reasonable.…”
Section: Iiliterature Surveymentioning
confidence: 99%
“…DRR's one difference from round robin algorithm is that if a queue was not able to send a packet in the previous round because of its packet size was too large, the previous quantum is added to the next round. Another round robin based study is SATURN [10]. SATURN uses simple dual round robin arbitration scheme to schedule packets.…”
Section: Related Workmentioning
confidence: 99%
“…Chao developed a path-disjoint ATM switch by using multiple switch planes [Ch00]. Each switch plane consists of a matrix interconnection of crosspoint chips (XPCs).…”
Section: Paths Disjoint In Spacementioning
confidence: 99%