Handbook of Thin Film Deposition 2012
DOI: 10.1016/b978-1-4377-7873-1.00002-4
|View full text |Cite
|
Sign up to set email alerts
|

Scaling and Its Implications for the Integration and Design of Thin Film and Processes

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
18
0

Year Published

2016
2016
2024
2024

Publication Types

Select...
6

Relationship

0
6

Authors

Journals

citations
Cited by 19 publications
(18 citation statements)
references
References 41 publications
0
18
0
Order By: Relevance
“…For example, gate oxide thicknesses in semiconductors have been in the sub 10 nm range since the early 1990's. 53 When semiconductor technology reached the 22 nm node in 2011, the gate oxide thickness was down to 0.5-0.8 nm. 53 The target for diffusion barrier layer thickness at the 22 nm node is 3 nm.…”
Section: Application Of Leis To Semiconductors 39mentioning
confidence: 99%
See 1 more Smart Citation
“…For example, gate oxide thicknesses in semiconductors have been in the sub 10 nm range since the early 1990's. 53 When semiconductor technology reached the 22 nm node in 2011, the gate oxide thickness was down to 0.5-0.8 nm. 53 The target for diffusion barrier layer thickness at the 22 nm node is 3 nm.…”
Section: Application Of Leis To Semiconductors 39mentioning
confidence: 99%
“…53 When semiconductor technology reached the 22 nm node in 2011, the gate oxide thickness was down to 0.5-0.8 nm. 53 The target for diffusion barrier layer thickness at the 22 nm node is 3 nm. 21 This downward trend in lm thicknesses will probably continue as technology advances to the 10 nm and 7 nm nodes.…”
Section: Application Of Leis To Semiconductors 39mentioning
confidence: 99%
“…It is assumed that at zero biasing sputtering of the deposited film does not take place since the ions have energy below the sputtering threshold. With an increase of substrate biasing, during the reverse sputtering Cu may undergo higher self-sputtering due to its higher sputtering yield than Ti [14]. The XRD patterns of the samples are presented in figure 3.…”
Section: Resultsmentioning
confidence: 99%
“…Afterwards, we utilized a standard chemical mechanical polishing (CMP) process, stopping on the SiN hardmask, a process also typically used in CMOS fabrication for shallow trench isolation (STI). [36] Before removing the hardmask, we performed an oxide etch-back with diluted HF in an effort to lower the step height induced by the SiN mask removal. However, this approach typically results in a topography of a few nanometers locally at the edge of the waveguides.…”
Section: Fab-level Integration and Optimizationmentioning
confidence: 99%