Security and fault tolerance evaluation of TMR–QDI circuits

Abdelmalek, G. Ait; Ziani, Rezki; Mokdad, Rabah

doi:10.1049/iet-ifs.2018.5439

Cited by 3 publications

(1 citation statement)

References 47 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The interconnect delays have become so significant that it is challenging to distribute the clock network over the chip area without ignoring clock skews [2]. The high power and clock skew associated with distributed networks compels researchers to consider asynchronous design methodologies [3].…”

Section: Introductionmentioning

confidence: 99%

An FPGA Compliant Single-Rail Encoded Asynchronous Pipeline

Ghafoor¹,

Mughal

Khan

2021

IEEE Access

View full text Add to dashboard Cite

Asynchronous systems are native to a full custom domain. Their implementation using auto place-and-route tools requires dynamic calibration of interconnects delays in addition to the placement of predefined static delay elements. This paper presents a completion detector for a single-rail bit encoded datapath that, as an adaptive-delay element, eliminates the need to insert any predefined delay element and caters to routing delays dynamically. A programmable pulse-generator is also proposed that empowers the designers to generate clock signals based on the timing report obtained from the CAD tool to drive various synchronous subsystems and embedded resources like BRAMs in FPGAs. Employing these components, we present an asynchronous pipeline model with implicit control to expedite migration from the traditional synchronous pipelines to their asynchronous counterparts. A single-rail bit encoded datapath has been used to utilize chip area effectively instead of a delay-insensitive dual-rail datapath, and a two-phase handshake protocol has been adopted as opposed to a four-phase handshake protocol to lower handshaking overhead. A RISC processor validates the proposed asynchronous pipeline model, exhibiting a smooth functionality and power-delay parameter comparable to that of a synchronous pipeline, in addition to ease of routing and avoiding clock skews in a complex system-on-chip.

show abstract

Section: Introductionmentioning

confidence: 99%