1981
DOI: 10.1147/rd.255.0603
|View full text |Cite
|
Sign up to set email alerts
|

Semiconductor Logic Technology in IBM

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
4
0

Year Published

1981
1981
2023
2023

Publication Types

Select...
6
3

Relationship

0
9

Authors

Journals

citations
Cited by 21 publications
(4 citation statements)
references
References 51 publications
0
4
0
Order By: Relevance
“…This allows for the full depletion of the free charge carriers by the application of a reverse bias voltage between the metallic solder-pads and the upper surface of the sensor. The detector ASIC input solder-pads are bonded to the sensor-layer solder pads using the Flip-Chip solder-bump technology (Rymaszewski et al , 1981) to create the hybrid composite device. The universal feature of these pixel detector ASICs is that the discrimination and digitization of the data, such as the net total charge collected, is accomplished within each pixel prior to the download transfer to other devices for further storage and processing.…”
Section: Solid-state Detectorsmentioning
confidence: 99%
“…This allows for the full depletion of the free charge carriers by the application of a reverse bias voltage between the metallic solder-pads and the upper surface of the sensor. The detector ASIC input solder-pads are bonded to the sensor-layer solder pads using the Flip-Chip solder-bump technology (Rymaszewski et al , 1981) to create the hybrid composite device. The universal feature of these pixel detector ASICs is that the discrimination and digitization of the data, such as the net total charge collected, is accomplished within each pixel prior to the download transfer to other devices for further storage and processing.…”
Section: Solid-state Detectorsmentioning
confidence: 99%
“…The logic products, called Monolithic Systems Technology (MST) [26], had two performance categories, six and ten nanoseconds. To minimize logistics, the master slice [27,28] approach was taken, wherein each product set is made in a common design until the wafers reach the metallization step, at which point each particular circuit has its unique interconnection pattern engraved. We capitalized on our multichip modules to average six circuits per module.…”
Section: Monolithic Integrated Circuitsmentioning
confidence: 99%
“…In particular, refractory metal nitrides, deposited by reactive sputtering, were shown to be promising diffusion barriers. These kinds of barriers block the interaction between the interconnect materials and the silicon, and they are potentially useful as a diffusion barrier in other systems, in addition to those between the interconnect materials and the silicon [16,17]. Recently, TFMGs were gradually recognized and accepted as the most effective barriers layer for Cu metallization due to the absence of grain boundaries and immiscibility with copper [18][19][20].…”
Section: Introductionmentioning
confidence: 99%