Proceedings of the 18th International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation 2018
DOI: 10.1145/3229631.3229651
|View full text |Cite
|
Sign up to set email alerts
|

Simplifying HW/SW integration to deploy multiple accelerators for CPU-FPGA heterogeneous platforms

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
4
0

Year Published

2018
2018
2023
2023

Publication Types

Select...
2
1
1

Relationship

1
3

Authors

Journals

citations
Cited by 4 publications
(4 citation statements)
references
References 15 publications
0
4
0
Order By: Relevance
“…Nevertheless, FPGA programming is still a complex and challenging task. [22][23][24] Although AWS includes an FPGA Developer AMI and Hardware Developer Kit (HDK), it requires design expertise to develop accelerators. Our generators simplify these tasks since the user should only register the accelerator as an Amazon FPGA Image (AFI) performing deployment in just a few clicks.…”
Section: Aws Amazon Fpga F1 Instancesmentioning
confidence: 99%
See 1 more Smart Citation
“…Nevertheless, FPGA programming is still a complex and challenging task. [22][23][24] Although AWS includes an FPGA Developer AMI and Hardware Developer Kit (HDK), it requires design expertise to develop accelerators. Our generators simplify these tasks since the user should only register the accelerator as an Amazon FPGA Image (AFI) performing deployment in just a few clicks.…”
Section: Aws Amazon Fpga F1 Instancesmentioning
confidence: 99%
“…In this regard, Amazon released instances equipped with Xilinx FPGA boards that enable sharing single or multiple FPGAs in the cloud as a service, efficiently scaling and accelerating HPC applications. Nevertheless, FPGA programming is still a complex and challenging task 22‐24 …”
Section: Introductionmentioning
confidence: 99%
“…The framework provides an API among client applications and FPGA accelerators modules. It also offers an accelerator simulation environment (ASE) [26], a hardware and software co-simulation environment for any Intel FPGA, employed to test and prototype user designs [27]. In addition, the OPAE SDK [28] provides a service-oriented approach to use on user applications [23].…”
Section: High-level Interfaces For Acceleratorsmentioning
confidence: 99%
“…Although OPAE offers higher abstraction, the designer still needs to have substantial knowledge of the underlying hardware details. Moreover, there is a lack of intrinsic support to deploy multiple acceleration modules in the same design, leading to manually instantiate each accelerator in a set of modules [27].…”
Section: High-level Interfaces For Acceleratorsmentioning
confidence: 99%