2022
DOI: 10.1016/j.mssp.2022.106637
|View full text |Cite
|
Sign up to set email alerts
|

Simulation methodology development of warpage estimation for epoxy molding compound under considerations of stress relaxation characteristics and curing conditions applied in semiconductor packaging

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
5

Citation Types

0
6
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
6
1

Relationship

0
7

Authors

Journals

citations
Cited by 18 publications
(6 citation statements)
references
References 23 publications
0
6
0
Order By: Relevance
“…Figure 2 shows a schematic diagram of the structure during the decarrier process, where "Die" represents the chip, "Si THK" represents the stop layer (silicon nitride-a high dielectric constant material), "Passivation" represents the passivation layer, "Cu-pillar" represents the copper pillar, and "epoxy molding compound (EMC)" represents the epoxy molding compound. Many previous studies [1][2][3][4][5][6][7][8][9][10][11][12][13][14] have focused on evaluating whether changes in the structural design or material selection of the packaging can reduce the amount of wafer warpage caused by the thermal process in fan-out wafer-level packaging (FOWLP). Analyzing the effect of material properties on wafer warpage is one of the important ways of understanding warpage factors and effectively improving wafer warpage.…”
Section: Introductionmentioning
confidence: 99%
See 3 more Smart Citations
“…Figure 2 shows a schematic diagram of the structure during the decarrier process, where "Die" represents the chip, "Si THK" represents the stop layer (silicon nitride-a high dielectric constant material), "Passivation" represents the passivation layer, "Cu-pillar" represents the copper pillar, and "epoxy molding compound (EMC)" represents the epoxy molding compound. Many previous studies [1][2][3][4][5][6][7][8][9][10][11][12][13][14] have focused on evaluating whether changes in the structural design or material selection of the packaging can reduce the amount of wafer warpage caused by the thermal process in fan-out wafer-level packaging (FOWLP). Analyzing the effect of material properties on wafer warpage is one of the important ways of understanding warpage factors and effectively improving wafer warpage.…”
Section: Introductionmentioning
confidence: 99%
“…Marius et al [11] analyzed the warpage of two different EMCs during the first thermal cycle in FOWLP and found that different material properties of EMC not only result in different warpages but also cause variations in wafer deformation. Lee et al [12] found, after analyzing the curing shrinkage of EMC, that the main factor affecting warpage during the curing process is CTE, due to the mismatch between the CTE of EMC and other structural layers, leading to differences in thermal shrinkage and warpage. Wang et al [13] researched the effect of the chemical shrinkage of EMC on the stress generated in other structures during compression molding.…”
Section: Introductionmentioning
confidence: 99%
See 2 more Smart Citations
“…From enormous size of integrated circuits or ICs to nano size processors that can be found on advanced gadgets we use every single day of our lives. Every individual is committed to achieve satisfaction and quality of their products and services [1][2][3][4].…”
Section: Introductionmentioning
confidence: 99%