1999
DOI: 10.1109/66.744527
|View full text |Cite
|
Sign up to set email alerts
|

Simulation of complete VLSI fabrication processes with heterogeneous simulation tools

Abstract: An integrated environment for the simulation of VLSI fabrication processes is presented. Emphasis is put on automated operation to achieve maximum efficiency in TCAD deployment. Addressing the increasing number and diversity of process steps in state-of-the-art semiconductor fabrication processes, mechanisms have been devised to support the smooth, automatic interaction of heterogeneous simulation tools with multiple data formats in the context of large-scale experiments for global calibration, device optimiza… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2009
2009
2009
2009

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 21 publications
0
1
0
Order By: Relevance
“…However, the computational load remains very high and analytic functions developed to serve as surrogate models are best suited for a cost-effective study. Several such integration schemes with different methods and scopes of operation have been proposed [3][4][5][6].…”
Section: Introductionmentioning
confidence: 99%
“…However, the computational load remains very high and analytic functions developed to serve as surrogate models are best suited for a cost-effective study. Several such integration schemes with different methods and scopes of operation have been proposed [3][4][5][6].…”
Section: Introductionmentioning
confidence: 99%