2011
DOI: 10.1143/jjap.50.04dj05
|View full text |Cite
|
Sign up to set email alerts
|

Simulation Study of Charge Modulation in Coupled Quantum Dots in Silicon

Abstract: We have calculated electron states in a lithographically defined Si double quantum dot (DQD) device. Electrons are confined near the upper interface in the silicon-on-insulator (SOI) layer by top gate and side gate voltages. Surface charge density, N S, at 4 K in DQDs is evaluated using experimental data of the gate voltage dependence of N S in a metal–oxide–semiconductor (MOS) transistor at 100 and 4 K. With optimum side gate biases, electrons are confined in QDs and coupli… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2013
2013
2017
2017

Publication Types

Select...
2

Relationship

2
0

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 26 publications
0
1
0
Order By: Relevance
“…Si DQD, single QD (SQD), and gates are fabricated by electron beam lithography, dry etching, and thermal oxidation. 9,11,20) Constricted regions between QDs and reservoirs work as potential barriers for the DQD and SQD. The back gate (BG) is used to induce two-dimensional electron gas at the lower Si/SiO 2 interface in the silicon-oninsulator (SOI) layer, which acts as a gate of a metal-oxidesemiconductor field-effect transistor (MOSFET) structure.…”
Section: Device Structurementioning
confidence: 99%
“…Si DQD, single QD (SQD), and gates are fabricated by electron beam lithography, dry etching, and thermal oxidation. 9,11,20) Constricted regions between QDs and reservoirs work as potential barriers for the DQD and SQD. The back gate (BG) is used to induce two-dimensional electron gas at the lower Si/SiO 2 interface in the silicon-oninsulator (SOI) layer, which acts as a gate of a metal-oxidesemiconductor field-effect transistor (MOSFET) structure.…”
Section: Device Structurementioning
confidence: 99%