Hardware and Software: Verification and Testing
DOI: 10.1007/978-3-540-77966-7_1
|View full text |Cite
|
Sign up to set email alerts
|

Simulation vs. Formal: Absorb What Is Useful; Reject What Is Useless

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(1 citation statement)
references
References 21 publications
0
1
0
Order By: Relevance
“…On the other hand, simulations are rarely exhaustive, but are much more scalable. As such, some degree of success has been found in using formal verification to selectively evaluate bounded elements of a system within a simulation framework [173], [174]. While these techniques have traditionally been used to evaluate computer hardware, they could be adapted for use in the evaluation of human-automation interactive systems.…”
Section: B Supporting Other Hai Analyses With Formal Verificationmentioning
confidence: 99%
“…On the other hand, simulations are rarely exhaustive, but are much more scalable. As such, some degree of success has been found in using formal verification to selectively evaluate bounded elements of a system within a simulation framework [173], [174]. While these techniques have traditionally been used to evaluate computer hardware, they could be adapted for use in the evaluation of human-automation interactive systems.…”
Section: B Supporting Other Hai Analyses With Formal Verificationmentioning
confidence: 99%