Simultaneous On-Chip Bus Synthesis and Voltage Scaling Under Random On-Chip Data Traffic

Pandey, Sujan; Glesner, Manfred

doi:10.1109/tvlsi.2007.903924

Cited by 6 publications

(13 citation statements)

References 45 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Further, data size to be transferred by each communication task c ∈ C is modeled as a random variable with a known probability distribution function. Let dl be the deadline of task c ∈ C then the relation between the CLTI and deadline dl can be written as [14], [15] ∀c ∈ C, P (dlc − CLT Ic,r,V dd ,V bs − δ…”

Section: Modeling Of Random Tasksmentioning

confidence: 99%

“…However, the approach is only used for the power optimization of a post synthesis bus architecture. Recently, a simultaneous bus synthesis and voltage scaling technique was presented in [14], [15], which finds the optimal bus width and the number of buses. Furthermore, it explores a trade-off between communication resources and power consumption during bus synthesis.…”

mentioning

confidence: 99%

“…Furthermore, it explores a trade-off between communication resources and power consumption during bus synthesis. The bus synthesis technique in our work is similar to [14], [15], however, the proposed approach in [14], [15] was limited to a task with a deterministic arrival time. Thus, the synthesized bus architecture may fail to meet the real-time constraint if the arrival time and rate of tasks is random due to the partial re-configuration of a system.…”

mentioning

confidence: 99%

“…The bus synthesis is guided by the worst-case performance need, while the dynamic voltage scaling technique is used to reduce the energy when the timing slack is high or the workload is low. The dynamic voltage scaling technique presented in this work is similar to [7], [14], [15]. In this paper, the bus synthesis problem is formulated as an optimization problem and solved using a convex optimization tool.…”

mentioning

confidence: 99%

See 3 more Smart Citations

Robust on-chip bus architecture synthesis for MPSoCs under random tasks arrival

Pandey

Drechsler²

2008

2008 Asia and South Pacific Design Automation Conference

Self Cite

View full text Add to dashboard Cite

Abstract-A major trend in a modern system-on-chip design is a growing system complexity, which results in a sharp increase of communication traffic on the on-chip communication bus architectures. In a real-time embedded system, task arrival rate, inter-task arrival time, and data size to be transferred are not uniform over time. This is due to the partial re-configuration of an embedded system to cope with dynamic workload. In this context, the traditional application specific bus architectures may fail to meet the real-time constraints. Thus, to incorporate the random behavior of on-chip communication, this work proposes an approach to synthesize an on-chip bus architecture, which is robust for a given distributions of random tasks. The randomness of communication tasks is characterized by three main parameters which are the average task arrival rate, the average inter-task arrival time, and the data size. For synthesis, an on-chip bus requirement is guided by the worst-case performance need, while the dynamic voltage scaling technique is used to save energy when the workload is low or timing slack is high. This, in turn, results in an effective utilization of communication resources under variable workload.

show abstract

Section: Modeling Of Random Tasksmentioning

confidence: 99%

mentioning

confidence: 99%

mentioning

confidence: 99%

mentioning

confidence: 99%

See 2 more Smart Citations

Robust on-chip bus architecture synthesis for MPSoCs under random tasks arrival

Pandey

Drechsler²

2008

2008 Asia and South Pacific Design Automation Conference

Self Cite

View full text Add to dashboard Cite

show abstract

“…In [6] a synthesis flow which supports shared buses and point-to-point connection templates was presented. In [9], [10] an energy conscious on-chip bus synthesis technique was presented. All the above techniques are for synthesizing on-chip bus architectures, however, non of them synthesizes memories.…”

Section: Introductionmentioning

confidence: 99%

Co-synthesis of custom on-chip bus and memory for MPSoC architectures

Pandey

Genz

Drechsler

2007

2007 IFIP International Conference on Very Large Scale Integration

Self Cite

View full text Add to dashboard Cite

Abstract-The advancement in process technology has made it possible to integrate multiple processing modules on a single chip. As a result of this, there is a sharp increase of communication traffic on the communication bus architecture. In this case, the traditional single bus based architecture may fail to meet the real-time constraints. The major concern of the scaled technology is an effect of coupling capacitance due to the trend of shrinking pitches, i.e., the distance between two wires. Its consequence is higher crosstalk noise, which degrades the signal integrity and modifies the power consumption of the wires. This motivates the synthesis of a custom on-chip bus architecture, which is efficient in terms of power and performance. Further, the memory of a complex multiprocessor system has a significant contribution to power and delay.In this paper, we present a co-synthesis of on-chip buses and memories, which finds an optimal bus architecture, memory sizes, and the number of memories. The bus synthesis problem is formulated as an optimization problem as proposed in [11], [9]. Then it is solved efficiently using an optimization tool. The memory synthesis problem is based on the graph partitioning algorithm, which partitions a data dependency task graph into a set of sub graphs with the minimum number of data dependencies called cut. The experiments carried out on the real-life multimedia applications validate the proposed technique for the co-synthesis of bus architecture and memory.

show abstract

Design automation for application-specific on-chip interconnects: A survey

Cilardo

Fusella

2016

Integration

View full text Add to dashboard Cite

Simultaneous On-Chip Bus Synthesis and Voltage Scaling Under Random On-Chip Data Traffic

Cited by 6 publications

References 45 publications

Robust on-chip bus architecture synthesis for MPSoCs under random tasks arrival

Robust on-chip bus architecture synthesis for MPSoCs under random tasks arrival

Co-synthesis of custom on-chip bus and memory for MPSoC architectures

Design automation for application-specific on-chip interconnects: A survey

Contact Info

Product

Resources

About