2007
DOI: 10.1109/mm.2007.22
|View full text |Cite
|
Sign up to set email alerts
|

SODA: A High-Performance DSP Architecture for Software-Defined Radio

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
48
0

Year Published

2009
2009
2016
2016

Publication Types

Select...
4
2
2

Relationship

0
8

Authors

Journals

citations
Cited by 67 publications
(48 citation statements)
references
References 4 publications
0
48
0
Order By: Relevance
“…The former has micro-operation granularity such as VADD (vector add) and VMUL (vector multiply) instructions, whereas the latter has loop granularity as it applies the whole body of a loop to different iterations. SIMD processors are particularly popular and effective [11,12,13] for signal processing applications such as wireless communications and software-defined radio, and some of them [12,13] even support MIMD (Multiple Instruction Multiple Data) in addition to SIMD; however, they are all based on micro-operation granularity SIMD.…”
Section: Related Workmentioning
confidence: 99%
“…The former has micro-operation granularity such as VADD (vector add) and VMUL (vector multiply) instructions, whereas the latter has loop granularity as it applies the whole body of a loop to different iterations. SIMD processors are particularly popular and effective [11,12,13] for signal processing applications such as wireless communications and software-defined radio, and some of them [12,13] even support MIMD (Multiple Instruction Multiple Data) in addition to SIMD; however, they are all based on micro-operation granularity SIMD.…”
Section: Related Workmentioning
confidence: 99%
“…Results show that in a 180 nm technology, SODAs power consumption is 3 W, which is too much for current mobile phones constraints. It was also implemented on 90 and 65 nm technology, achieving power consumption of 450 and 250 mW, respectively [24]. …”
Section: Soda (Signal-processing On-demand Architecture)mentioning
confidence: 99%
“…The practical implementation of MIMO receiver schemes and softwaredefined-radio (SDR) platforms have been traditionally developed using digital signal processors (DSP) [4], field programmable gate arrays (FPGA) or application-specific integrated circuits (ASIC) [5] [6]. Recently, the use of the last generation multi-core CPUs and GPUs has become attractive for the efficient implementation of parallel signal processing algorithms with high computation requirements, such as the scheme reported in [7] and [12] respectively.…”
Section: Introductionmentioning
confidence: 99%