2001
DOI: 10.1109/43.913755
|View full text |Cite
|
Sign up to set email alerts
|

Software-based self-testing methodology for processor cores

Abstract: At-speed testing of gigahertz processors using external testers may not be technically and economically feasible. Hence, there is an emerging need for low-cost high-quality self-test methodologies that can be used by processors to test themselves at-speed. Currently, built-in self-test (BIST) is the primary self-test methodology available. While memory BIST is commonly used for testing embedded memory cores, complex logic designs such as microprocessors are rarely tested with logic BIST. In this paper, we firs… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

2
93
0
6

Year Published

2014
2014
2023
2023

Publication Types

Select...
6
2

Relationship

0
8

Authors

Journals

citations
Cited by 189 publications
(101 citation statements)
references
References 28 publications
2
93
0
6
Order By: Relevance
“…For microprocessors, the benefits of structural testing and functional testing are combined by a so-called structural software-based self-test (SBST) [12][13][14][15][16]. Here, ATPG provides deterministic, structural test patterns which are transformed into arguments of a sequence of valid instructions.…”
Section: Introductionmentioning
confidence: 99%
“…For microprocessors, the benefits of structural testing and functional testing are combined by a so-called structural software-based self-test (SBST) [12][13][14][15][16]. Here, ATPG provides deterministic, structural test patterns which are transformed into arguments of a sequence of valid instructions.…”
Section: Introductionmentioning
confidence: 99%
“…The first includes (Shen & Abraham, 1998;Batcher & Papachristou, 1999) that have a high level of abstraction and are functionally oriented. The second category includes (Kranitis et al, 2005, Chen & Dey, 2001Kranitis, Paschalis, Gizopoulos, & Zorian, 2002), which are structurally oriented and require structural fault-driven test development. From the first category, (Shen & Abraham, 1998) requires a lengthy test set, whereas the approach of (Batcher & Papachristou, 1999) is not purely a software-based method and requires some extra hardware.…”
Section: System-level Testingmentioning
confidence: 99%
“…• Testing while chip is running at full functional speed (at-speed testing) (Chen & Dey, 2001) • Generation of deterministic test vectors from SBST program code • Unique signature responses contained within SBST program code and compared by MCU (Chen & Dey, 2001) • No need for expensive automatic test equipment (ATE) • In-field testability • Energy efficiency This self-testing approach is considered an inexpensive way of achieving reliability, availability, and serviceability in a WSN. There are other compelling reasons for the use of SBST, such as certain tests that can determine if the hardware or software of a node has been tampered with by an intruder.…”
Section: System-level Testingmentioning
confidence: 99%
See 1 more Smart Citation
“…The first group includes functional SBST approaches [7], [8] employed at a high level of abstraction. The second category represents a structural SBST [9] [10], [11], which requires a fault-driven test development. Fault coverage of a functional fault model is usually low, even with numeous manual interventions, while the test set can be lengthy [7], [8].…”
Section: Energy Reduced Sbst Of Cpumentioning
confidence: 99%