Solving Navier-Stokes Equation Using FPGA Cellular Neural Network Chip

Vu, Duc-Thai; Linh, Le; Linh, Nguyen Mai

doi:10.1007/978-3-319-49073-1_60

Cited by 3 publications

(1 citation statement)

References 6 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…A widely used algorithm in the simulations of physical phenomena is the Multidimensional FFT and in particular the 3D FFT [17] that are employed in solving the partial differential equations of physical models, such as the Navier-Stokes equations that describe the motion of viscous fluids [18] or Newtonian mechanics equations of Molecular Dynamics [19]. Simulation of such problems requires the use of HPC since the size of the problem grows rapidly and this is mainly due to three reasons:…”

Section: A Fft For Simulationsmentioning

confidence: 99%

Design and Evaluation of a Scalable Engine for 3D-FFT Computation in an FPGA Cluster

Ammendola

Loreti

2019

Int. J. Adv. Sci. Eng. Inf. Technol.

View full text Add to dashboard Cite

The Three Dimensional Fast Fourier Transform (3D-FFT) is commonly used to solve the partial differential equations describing the system evolution in several physical phenomena, such as the motion of viscous fluids described by the Navier-Stokes equations. Simulation of such problems requires the use of a parallel High-Performance Computing architecture since the size of the problem grows with the cube of the FFT size, and the representation of the single point comprises several double precision floatingpoint complex numbers. Modern High-Performance Computing (HPC) systems are considering the inclusion of FPGAs as components of this computing architecture because they can combine effective hardware acceleration capabilities and dedicated communication facilities. Furthermore, the network topology can be optimized for the specific calculation that the cluster must perform, especially in the case of algorithms limited by the data exchange delay between the processors. In this paper, we explore an HPC design that uses FPGA accelerators to compute the 3DFFT. We devise a scalable FFT engine based on a custom radix-2 doubleprecision core that is used to implement the Decimation in Frequency version of the Cooley-Tukey FFT algorithm. The FFT engine can be adapted to different technology constraints and networking topologies by adjusting the number of cores and configuration parameters in order to minimize the overall calculation time. We compare the various possible configurations with the technological limits of available hardware. Finally, we evaluate the bandwidth required for continuous FFT execution in the APEnet toroidal mesh network.

show abstract

Section: A Fft For Simulationsmentioning

confidence: 99%

Design and Evaluation of a Scalable Engine for 3D-FFT Computation in an FPGA Cluster

Ammendola

Loreti

2019

Int. J. Adv. Sci. Eng. Inf. Technol.

View full text Add to dashboard Cite

show abstract

Development of Traffic Congestion Prediction Solution Using Cellular Neural Network Technology

Thai,

Huy,

et al. 2024

Lecture Notes in Networks and Systems

View full text Add to dashboard Cite

Solving Partial Differential Equation Using FPGA Technology

Thái¹,

Tùng²

2020

Boundary Layer Flows - Theory, Applications and Numerical Methods

View full text Add to dashboard Cite

This chapter introduces the method of using CNN technology on FPGA chips to solve differential equation with large space, with lager computing space, while limitation of resource chip on FPGA is needed, we have to find solution to separate differential space into several subspaces. Our solution will do: firstly, division of the computing space into smaller areas and combination of sequential and parallel computing; secondly, division and combination of boundary areas that are required to be continuous to avoid losing temporary data while processing (using buffer memory to store); and thirdly, real-time data exchange. The control unit controls the activities of the whole system set by the algorithm. We have configured the CNN chip for solving Navier-Stokes equation for the hydraulic fluid flow successfully on the Virtex 6 chip XCVL240T-1FFG1156 by Xilinx and giving acceptance results as well.

show abstract

Solving Navier-Stokes Equation Using FPGA Cellular Neural Network Chip

Cited by 3 publications

References 6 publications

Design and Evaluation of a Scalable Engine for 3D-FFT Computation in an FPGA Cluster

Design and Evaluation of a Scalable Engine for 3D-FFT Computation in an FPGA Cluster

Development of Traffic Congestion Prediction Solution Using Cellular Neural Network Technology

Solving Partial Differential Equation Using FPGA Technology

Contact Info

Product

Resources

About