2005
DOI: 10.1109/tdmr.2005.845329
|View full text |Cite
|
Sign up to set email alerts
|

Special reliability features for Hf-based high-/spl kappa/ gate dielectrics

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

1
19
1

Year Published

2006
2006
2020
2020

Publication Types

Select...
7
1

Relationship

1
7

Authors

Journals

citations
Cited by 54 publications
(21 citation statements)
references
References 6 publications
1
19
1
Order By: Relevance
“…Because the P-F conduction depends on electron hopping via defects in high-k dielectrics under low applied field, either trap assist tunneling (TAT) or P-F conduction was reported to be associated with the leakage current mechanism [7,8]. Specht et al investigated the transport mechanisms of 3.6-6 nm thick high-k layers and explained the transformation of leakage current from elastic TAT to P-F conduction in the range of low-middle electric field and the change of the P-F conduction to Fowler-Nordheim (F-N) tunneling under high electric field [9].…”
Section: Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…Because the P-F conduction depends on electron hopping via defects in high-k dielectrics under low applied field, either trap assist tunneling (TAT) or P-F conduction was reported to be associated with the leakage current mechanism [7,8]. Specht et al investigated the transport mechanisms of 3.6-6 nm thick high-k layers and explained the transformation of leakage current from elastic TAT to P-F conduction in the range of low-middle electric field and the change of the P-F conduction to Fowler-Nordheim (F-N) tunneling under high electric field [9].…”
Section: Resultsmentioning
confidence: 99%
“…After deposition of the Hf-based gate dielectric on Si, in order to investigate the annealing effect on the electrical properties of the oxide layer, one group of the asgrown samples was subsequently annealed by a rapid thermal annealing process at 1000°C for 10 s in N 2 ambient. The interface layer between the dielectric and Si, which is around 1 nm thick, was formed by an ozone process before the Hf-based oxide ALD process [7]. The measured thickness of all as-grown Hf-based oxide layers was around 4 nm.…”
Section: Methodsmentioning
confidence: 99%
“…Temperature dependent measurements on HfO2 have reported Frenkel-Poole conduction with various trap depths between 0.35eV and 1.5eV below the conduction band [7,8,11]. Temperature dependent charge trapping experiments have been performed and indicate a large presence of charge traps around 0.35eV which contribute to threshold instabilities [12].…”
Section: Introductionmentioning
confidence: 99%
“…For example, we have evidence to show that it is charge trapping, rather than TDDB, which severely limits the actual device lifetime [1]. To elaborate on this, Fig.1 shows that the operating voltage (V OP ) for a 10-year lifetime for a set of polySi gated nMOSFETs was found to be 2.4V by TDDB measurement, but only 0.63V based on trapping-induced ∆V th [1,2].…”
Section: Introductionmentioning
confidence: 99%