2008
DOI: 10.1109/tnano.2008.2004409
|View full text |Cite
|
Sign up to set email alerts
|

Spice Modeling of Silicon Nanowire Field-Effect Transistors for High-Speed Analog Integrated Circuits

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
7
0

Year Published

2010
2010
2022
2022

Publication Types

Select...
6
2
1

Relationship

0
9

Authors

Journals

citations
Cited by 19 publications
(7 citation statements)
references
References 29 publications
0
7
0
Order By: Relevance
“…Silicon and Germanium nanowires are grown by using the VLS technique that possesses high surface quality. Nanowire transistors provide full gate control over the channel and achieve ultralow OFF currents with minimum short channel effects [13]. For nanowires with dimensions that are less than ten layers of Silicon atoms, the electron motion becomes restricted due to the quantum confinement and so, the bandgap increases.…”
Section: Characteristics Of Silicon Nanowire Transistorsmentioning
confidence: 99%
“…Silicon and Germanium nanowires are grown by using the VLS technique that possesses high surface quality. Nanowire transistors provide full gate control over the channel and achieve ultralow OFF currents with minimum short channel effects [13]. For nanowires with dimensions that are less than ten layers of Silicon atoms, the electron motion becomes restricted due to the quantum confinement and so, the bandgap increases.…”
Section: Characteristics Of Silicon Nanowire Transistorsmentioning
confidence: 99%
“…These parameters are optimized to ensure input and output I-V characteristics of 10 nm channel length and 2 nm radius SGFETs (Hamedi-Hagh & Bindal, 2008). The distributed parasitic RC components across the intrinsic SGFET transistor are modeled for n-and p-MOS transistors, as shown in Fig.…”
Section: Intrinsic Spice Modeling Of Nanowire Fetsmentioning
confidence: 99%
“…The f max is obtained when the magnitude of the maximum available power gain (G max ) of the transistor becomes unity and f T is obtained when the magnitude of the current gain (H 21 ) of the transistor becomes unity. The G max and H 21 of the transistor, under simultaneous conjugate impedance-matching conditions at input and output ports, are expressed in terms of S-parameters as (Hamedi-Hagh & Bindal, 2008) …”
Section: Extrinsic Spice Modeling Of Nanowire Fetsmentioning
confidence: 99%
“…Porous nanostructures are used in electronic devices, sensors, and solar cells (Jing and Zhan, 2008; Kumeria et al, 2014; Kamble et al, 2015; Van Nguyen and Bui, 2014). Also, the great thermal, electrical, chemical, and mechanical properties of nanostructures have led to use of them in nano-micro electromechanical systems (NEMS & MEMS), such as resonators (Hamidi et al, 2019; Alizadeh Hamidi et al, 2020), nano and micro switches (SoltanRezaee and Afrashi, 2016; Rahaeifard and Mojahedi, 2017), transistors (Hamedi-Hagh and Bindal, 2008) and energy harvesting (Chu et al, 2020; Ghayesh and Farokhi, 2020). In this regard, by using the piezoelectric patch pairs as sensor, Sun and Tong (2002) sensed the vibration of curved beams.…”
Section: Introductionmentioning
confidence: 99%