Proceedings of the 20th International Conference on Real-Time and Network Systems 2012
DOI: 10.1145/2392987.2392995
|View full text |Cite
|
Sign up to set email alerts
|

Static routing in symmetric real-time network-on-chips

Abstract: With the rising number of cores on a single chip the question on how to organize the communication among those cores becomes more and more relevant. A common solution is to use a network-on-chip (NoC) that provides communication bandwidth, routing, and arbitration among the cores. The use of NoCs in real-time systems is problematic, since the shared network and all cores connected to it have to be analyzed to derive time bounds of real-time tasks.We propose to use a statically scheduled, time-divisionmultiplex… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
41
0

Year Published

2012
2012
2020
2020

Publication Types

Select...
3
3
2

Relationship

5
3

Authors

Journals

citations
Cited by 25 publications
(41 citation statements)
references
References 10 publications
0
41
0
Order By: Relevance
“…More generally, our work is also closely related to previous work on the design of NoCs with support for real-time and safety-critical applications [20], [21], [22], [23] and on application mapping onto many-core architectures [24], [25], [26], [27], [28], the difference being given by the integrated approach we use and by the statically scheduled NoC communications which ensure high timing precision and efficiency for the chosen class of applications.…”
Section: Related Workmentioning
confidence: 88%
“…More generally, our work is also closely related to previous work on the design of NoCs with support for real-time and safety-critical applications [20], [21], [22], [23] and on application mapping onto many-core architectures [24], [25], [26], [27], [28], the difference being given by the integrated approach we use and by the statically scheduled NoC communications which ensure high timing precision and efficiency for the chosen class of applications.…”
Section: Related Workmentioning
confidence: 88%
“…The routers have a fixed, pre-programmed schedule. For symmetric structures, such as the torus, all routers execute the same schedule [3]. One such schedule is one TDM round in which one word is transferred between each core.…”
Section: One-way Shared Memorymentioning
confidence: 99%
“…The schedule guarantees absence of 560 deadlocks, and the fact that it avoids arbitration, buffering, and flow control results in small and efficient circuit implementations. For symmetric networks and an all-to-all communication pattern we found a simple heuristics to generate the TDM schedule [97]. For application specific schedules we use a metaheuristic scheduler [98].…”
Section: The Core-to-core Message Passing Network-on-chipmentioning
confidence: 99%