Stochastic signal processing using delta-sigma modulation

Zrilic, Djuro G.; Pjevalica, Nebojsa

doi:10.1109/wac.2002.1049509

Cited by 2 publications

(2 citation statements)

References 7 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…However, stochastic computing, which is based on probability, involves a trade-off between accuracy and power, can also be realized through the multiplier and adder as a block. For the digital implementation of such circuitry researchers are utilizing OR gate instead of XOR gate to achieve the efficient circuitry as a result the accuracy has been negotiated [7]- [9].…”

Section: Original Research Paper Doi: 107251/ Els2024033bmentioning

confidence: 99%

“…A research group headed by Zhu proposed an error-tolerant adder (ETA) in 2010 [12], and in the same year, lower part OR adder (LOA) has been proposed by Mahdiani et al [13]. Moreover, the above-mentioned adders [7]- [8] have been applied to the FFT processor and soft computing applications, respectively. However, both the applications are the errortolerant circuits; thus, error matrices would not be affected so much, which are caused by the aforementioned adders.…”

Section: Original Research Paper Doi: 107251/ Els2024033bmentioning

confidence: 99%

See 1 more Smart Citation

On the Implementation of Multi-bit Inexact Adder Cells and Application towards Image De-noising

Beura

Jawale

Devi

et al. 2020

ELS

View full text Add to dashboard Cite

Inexact computing is an attractive concept for digital signal processing at the submicron regime. This paper proposes 2-bit inexact adder cell and further escalate to 4-bit, and 8-bit inexact adder and error metrics have been evaluated mathematically for such adder cells. The approximated design has been proposed through the simplification of the K-Maps, which leads to a substantial reduction in the propagation delay as well as energy consumption. The proposed design has been verified through the Cadence Spectre and performance parameters (such as delay, power consumption) have been evaluated through CMOS gpdk45 nm technology. Furthermore, the proposed design has been applied to image de-noising application where the performance of the images like Peak Signal to Noise Ratio (PSNR), Normalized Correlation Coefficient (NCC) and Structural Similarity Index (SSIM) has been analyzed through MATLAB, which offer the substantial improvement from its counterpart.

show abstract

Section: Original Research Paper Doi: 107251/ Els2024033bmentioning

confidence: 99%