2009 IEEE International Advance Computing Conference 2009
DOI: 10.1109/iadcc.2009.4809184
|View full text |Cite
|
Sign up to set email alerts
|

Studies on the Performance of Two New Bus Arbitration Schemes for MultiCore Processors

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
4
0

Year Published

2012
2012
2017
2017

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(4 citation statements)
references
References 4 publications
0
4
0
Order By: Relevance
“…PLC is modularized by IO module, processor module, power supply module and communication module [3]. Each module is connected by backplane bus and there are several backplane standards like request service based bus and future-bus [4]. Such standards have complex structure and not optimized for home energy control system.…”
Section: Hcec Architecturementioning
confidence: 99%
“…PLC is modularized by IO module, processor module, power supply module and communication module [3]. Each module is connected by backplane bus and there are several backplane standards like request service based bus and future-bus [4]. Such standards have complex structure and not optimized for home energy control system.…”
Section: Hcec Architecturementioning
confidence: 99%
“…Two new bus arbitration algorithms, which are RequestService and Age-Based algorithms are introduced in [2]. The new algorithms try to improve the existing algorithms in term of latency caused by the contention among the bus masters.…”
Section: Related Workmentioning
confidence: 99%
“…5, combines the dynamic lottery algorithm with the age-based algorithm from [2] to generate the ticket values. The ABL gives higher ticket values to masters that have recently won the bus.…”
Section: Age-based Lottery Arbitrationmentioning
confidence: 99%
See 1 more Smart Citation