2018
DOI: 10.1016/j.microrel.2018.01.018
|View full text |Cite
|
Sign up to set email alerts
|

Study and analysis of DR-VCO for rad-hardness in type II third order CPLL

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3

Citation Types

0
3
0

Year Published

2018
2018
2024
2024

Publication Types

Select...
7

Relationship

0
7

Authors

Journals

citations
Cited by 10 publications
(3 citation statements)
references
References 21 publications
0
3
0
Order By: Relevance
“…With the continuous reduction in the feature size of integrated circuit devices and the rapid development of the aerospace industry, the phase-locked loop (PLL) operated in the radiation environment is seriously affected by the single-event effect, which cannot be ignored [1,2]. When high-energy particles act on the PLL, it will induce the singleevent effect, which will make the frequency and phase of the output signal of the PLL drift and cause the circuit system function to be abnormal [3][4][5].…”
Section: Introductionmentioning
confidence: 99%
“…With the continuous reduction in the feature size of integrated circuit devices and the rapid development of the aerospace industry, the phase-locked loop (PLL) operated in the radiation environment is seriously affected by the single-event effect, which cannot be ignored [1,2]. When high-energy particles act on the PLL, it will induce the singleevent effect, which will make the frequency and phase of the output signal of the PLL drift and cause the circuit system function to be abnormal [3][4][5].…”
Section: Introductionmentioning
confidence: 99%
“…Mitigating harmonic errors induced by the SET in a single ended inverter ring-based oscillator was proposed in [9]. Similarly, the SET effect on differential ring VCOs were studied in [10][11][12]. A new SET-H CDC delay cell for the DRVCO was proposed to reduce the SET sensitivity in [12].…”
Section: Introductionmentioning
confidence: 99%
“…This phase displacement causes interference in transceivers and data loss in communication links. Several studies have focussed on the hardening of the VCOs for radiation environments [5][6][7][8][9][10][11][12]. The Triple modular redundancy (TMR) technique is a widely adopted approach to prevent SEEs in PLL circuits [5,6].…”
Section: Introductionmentioning
confidence: 99%