2020 IEEE International Reliability Physics Symposium (IRPS) 2020
DOI: 10.1109/irps45951.2020.9129216
|View full text |Cite
|
Sign up to set email alerts
|

Study of the Walk-Out Effect of Junction Breakdown Instability of the High-Voltage Depletion-Mode N-Channel MOSFET for NAND Flash Peripheral Device and an Efficient Layout Solution

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2022
2022
2023
2023

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 14 publications
0
1
0
Order By: Relevance
“…A complete NAND flash memory chip is mainly composed of flash memory particles and CMOS peripheral circuits. At present, the construction of CMOS peripheral circuits mainly includes the following three ways: CMOS next Array (CnA) [1], [2], CMOS under array (CuA) [3], [4] and Xtacking [5], [6]. But no matter which way it is, the NAND flash array and peripheral circuits need to be prepared on different layers and by different processes.…”
Section: Introductionmentioning
confidence: 99%
“…A complete NAND flash memory chip is mainly composed of flash memory particles and CMOS peripheral circuits. At present, the construction of CMOS peripheral circuits mainly includes the following three ways: CMOS next Array (CnA) [1], [2], CMOS under array (CuA) [3], [4] and Xtacking [5], [6]. But no matter which way it is, the NAND flash array and peripheral circuits need to be prepared on different layers and by different processes.…”
Section: Introductionmentioning
confidence: 99%