2022
DOI: 10.1002/adma.202203643
|View full text |Cite
|
Sign up to set email alerts
|

Super‐Linear‐Threshold‐Switching Selector with Multiple Jar‐Shaped Cu‐Filaments in the Amorphous Ge3Se7 Resistive Switching Layer in a Cross‐Point Synaptic Memristor Array

Abstract: The learning and inference efficiencies of an artificial neural network represented by a cross‐point synaptic memristor array can be achieved using a selector, with high selectivity (Ion/Ioff) and sufficient death region, stacked vertically on a synaptic memristor. This can prevent a sneak current in the memristor array. A selector with multiple jar‐shaped conductive Cu filaments in the resistive switching layer is precisely fabricated by designing the Cu ion concentration depth profile of the CuGeSe layer as … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2023
2023
2024
2024

Publication Types

Select...
6

Relationship

0
6

Authors

Journals

citations
Cited by 18 publications
(1 citation statement)
references
References 34 publications
0
1
0
Order By: Relevance
“…For the nanodevices and nanotechnology, the memristor-based nanodevice primitives should be optimized to meet the AI application requirements of computing chips, and developing integration technology is beneficial to the design of future large-scale computing chips. Through integration with a high-density memristor-based crossbar synapse array, future computing chips should be more efficient in terms of area and should reach a much larger integration scale. In the future development direction, it is expected that there will be general brain-like chips based on memristors, which will have a unified architecture design based on the most advanced technology. At the same time, these universal chips should achieve high energy efficiency while achieving computational accuracy which surpasses that of traditional chips.…”
Section: Discussionmentioning
confidence: 99%
“…For the nanodevices and nanotechnology, the memristor-based nanodevice primitives should be optimized to meet the AI application requirements of computing chips, and developing integration technology is beneficial to the design of future large-scale computing chips. Through integration with a high-density memristor-based crossbar synapse array, future computing chips should be more efficient in terms of area and should reach a much larger integration scale. In the future development direction, it is expected that there will be general brain-like chips based on memristors, which will have a unified architecture design based on the most advanced technology. At the same time, these universal chips should achieve high energy efficiency while achieving computational accuracy which surpasses that of traditional chips.…”
Section: Discussionmentioning
confidence: 99%