2003
DOI: 10.1109/led.2003.820624
|View full text |Cite
|
Sign up to set email alerts
|

Suppression of corner effects in triple-gate MOSFETs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

3
58
0
1

Year Published

2006
2006
2014
2014

Publication Types

Select...
6
4

Relationship

0
10

Authors

Journals

citations
Cited by 119 publications
(62 citation statements)
references
References 6 publications
3
58
0
1
Order By: Relevance
“…Here we focus on short devices with 60 nm gate length where the subthreshold regime exhibits specific conductance peaks due to isolated dopants in the channel. All the measurements presented here were gathered on the same sample, but similar features have been observed in other samples of the same length (the width, 385 nm here, is not important because of a corner-effect [11,12] ). The experiments were carried out in a dilution fridge at a base temperature of 100 mK.…”
mentioning
confidence: 76%
“…Here we focus on short devices with 60 nm gate length where the subthreshold regime exhibits specific conductance peaks due to isolated dopants in the channel. All the measurements presented here were gathered on the same sample, but similar features have been observed in other samples of the same length (the width, 385 nm here, is not important because of a corner-effect [11,12] ). The experiments were carried out in a dilution fridge at a base temperature of 100 mK.…”
mentioning
confidence: 76%
“…The observation of similar dot widths of a few nanometers for different fin widths of hundreds of nanometers is consistent with the idea of a dot located at the edge of the fin and thus with the corner effect. 3,4 In addition to a large charging energy E c = ␣e⌬V G , these dots also have a large quantum level spacing ⌬E, as can be deduced from the temperature dependence of the conductance peaks in Fig. 3͑c͒.…”
Section: -mentioning
confidence: 91%
“…Delay is better figure of merit, since it takes into account the capacitance associated with the structure as well as the current drivability. [22,23] The delay associated with inverter, T d is given by the equation T d = C gg *V DD /I ON , where C gg is the total gate capacitance which can be obtained by the CV sweep of the devices and V DD is the supply voltage (1 volt). We have calculated the rise time delay (T rd ) with respect to on current of the P-device and fall time delay (T fd ) with respect to the on current of the N-device in each case of variation.…”
Section: Resultsmentioning
confidence: 99%