2012 IEEE 3rd Latin American Symposium on Circuits and Systems (LASCAS) 2012

DOI: 10.1109/lascas.2012.6180320

|View full text |Cite

|

Sign up to set email alerts

|

Synthesis by direct mapping of asynchronous extended burst-mode controllers using RS latch

Duarte L. Oliveira

¹

,

²

,

Lester A. Faria

³

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

B Asynchronous Controllers: Approaches2

Citation Types

Supporting

0

Mentioning

2

Contrasting

0

Year Published

2012

2012

2023

2023

Publication Types

Select...

Other6

Relationship

Self Cite1

Independent5

Authors

Journals

Cited by 8 publications

(2 citation statements)

References 14 publications

Supporting

0

Mentioning

2

Contrasting

0

Order By: Relevance

“…The two main approaches used in the designing of asynchronous controller are: logic synthesis [26][27][28] and direct mapping [29][30][31][32].…”

Section: B Asynchronous Controllers: Approachesmentioning

confidence: 99%

“…In [29], the primitive flow table specification was adopted, while in [30] the adopted specification was the STG and in [31] the adopted specification is based on a model of state graph. In [32] the method from of extended burst mode specification produces XBM_AFSMs.…”

Section: B Asynchronous Controllers: Approachesmentioning

confidence: 99%

See 1 more Smart Citation

Design of asynchronous systems on FPGA using direct mapping and synchronous specification

¹

,

²

,

³

et al. 2013

2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)

Self Cite

View full text Add to dashboard Cite

Complex synchronous digital systems can be implemented on FPGAs (Field Programmable Gate Arrays), but due to the global clock, might have problems with clock skew, performance degradation and increased of power consumed. An alternative to these designs is the asynchronous paradigm that solves the problems related to the clock. However it is difficult to design asynchronous circuits, especially in the FPGA platform. This work presents in the style of asynchronous FSM (finite state machine) + data-path a method that implements asynchronous digital systems on FPGAs. The proposed method uses the tools of paradigm synchronous, thus synthesizes without the knowledge of asynchronous logic. Our method synthesizes the asynchronous FSM by direct mapping from the conventional state transition graph. Through a case study, it is shown the simplicity of the proposed methodology.

“…The two main approaches used in the designing of asynchronous controller are: logic synthesis [26][27][28] and direct mapping [29][30][31][32].…”

Section: B Asynchronous Controllers: Approachesmentioning

confidence: 99%

“…In [29], the primitive flow table specification was adopted, while in [30] the adopted specification was the STG and in [31] the adopted specification is based on a model of state graph. In [32] the method from of extended burst mode specification produces XBM_AFSMs.…”

Section: B Asynchronous Controllers: Approachesmentioning

confidence: 99%

Design of asynchronous systems on FPGA using direct mapping and synchronous specification

¹

,

²

,

³

et al. 2013

2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)

Self Cite

View full text Add to dashboard Cite

Complex synchronous digital systems can be implemented on FPGAs (Field Programmable Gate Arrays), but due to the global clock, might have problems with clock skew, performance degradation and increased of power consumed. An alternative to these designs is the asynchronous paradigm that solves the problems related to the clock. However it is difficult to design asynchronous circuits, especially in the FPGA platform. This work presents in the style of asynchronous FSM (finite state machine) + data-path a method that implements asynchronous digital systems on FPGAs. The proposed method uses the tools of paradigm synchronous, thus synthesizes without the knowledge of asynchronous logic. Our method synthesizes the asynchronous FSM by direct mapping from the conventional state transition graph. Through a case study, it is shown the simplicity of the proposed methodology.

Synthesis of Extended Burst-Mode Asynchronous Controllers by the Use of Optimized Direct Mapping

¹

,

²

,

³

et al. 2012

2012 VI Andean Region International Conference

View full text Add to dashboard Cite

No abstract

Design of Locally-Clocked Asynchronous Finite State Machines with no Memory Elements

Oliveira,

Nascimento,

Victor

et al. 2023

2023 IEEE Seventh Ecuador Technical Chapters Meeting (ECTM)

View full text Add to dashboard Cite

No abstract

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

customersupport@researchsolutions.com

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

Product

Browser Extension Assistant by scite Citation Statement Search Reference Check Visualizations Dashboards Explore Journals Explore Organizations Explore Funders Embedding Badge Embedding Citation Search Pricing

Resources

Blog Help & FAQ Accessibility Statement API Terms For Universities & Governments For Researchers For Publishers For Corporate, Pharma & Enterprise Author Marketing Become an Affiliate Get an organization trial or quote scite Data & Services

About

News & Press Careers Read our Paper Coverage

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Copyright © 2025 scite LLC. All rights reserved.

Made with 💙 for researchers

Part of the Research Solutions Family.