2015
DOI: 10.1109/tvlsi.2014.2386331
|View full text |Cite
|
Sign up to set email alerts
|

Synthesis for Width Minimization in the Single-Electron Transistor Array

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
1
0

Year Published

2015
2015
2018
2018

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 6 publications
(1 citation statement)
references
References 27 publications
0
1
0
Order By: Relevance
“…Consequently, an algorithm that can minimize the number of product terms is demanded for the reconfigurable SET array synthesis flow. Recently, a synthesis flow has been proposed, featuring both product term minimization and architecture relaxation, for width minimization in reconfigurable SET array synthesis [16]. Basically, it utilizes the threshold network to reduce the number of product terms.…”
mentioning
confidence: 99%
“…Consequently, an algorithm that can minimize the number of product terms is demanded for the reconfigurable SET array synthesis flow. Recently, a synthesis flow has been proposed, featuring both product term minimization and architecture relaxation, for width minimization in reconfigurable SET array synthesis [16]. Basically, it utilizes the threshold network to reduce the number of product terms.…”
mentioning
confidence: 99%