System and Design Technology Co-optimization of Chiplet-based AI Accelerator with Machine Learning

Mishty, Kaniz; Sadi, Mehdi

doi:10.1145/3583781.3590233

Proceedings of the Great Lakes Symposium on VLSI 2023 2023

DOI: 10.1145/3583781.3590233

|View full text |Cite

System and Design Technology Co-optimization of Chiplet-based AI Accelerator with Machine Learning

Kaniz Mishty

Mehdi Sadi

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2024

2025

Publication Types

Select...

Article2

Relationship

Self Cite0

Independent2

Authors

Journals

Cited by 2 publications

References 3 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

Chiplet-Gym: Optimizing Chiplet-Based AI Accelerator Design With Reinforcement Learning

Mishty,

Sadi

2025

IEEE Trans. Comput.

View full text Add to dashboard Cite

Chiplet-Gym: Optimizing Chiplet-Based AI Accelerator Design With Reinforcement Learning

Mishty,

Sadi

2025

IEEE Trans. Comput.

View full text Add to dashboard Cite

A Case Study for Improving Performances of Deep-Learning Processor with MRAM

Ohara,

Fukunaga,

Taichi

et al. 2024

IPSJ Transactions on System LSI Design Methodology

View full text Add to dashboard Cite

We investigated the improvement achieved in the performance of a deep-learning inference processor by changing its cache memory from SRAM to spin-orbit torque magnetoresistive random-access memory (SOT-MRAM). The implementation of SOT-MRAM doubled the capacity in the same area compared to SRAM. It is also expected to reduce the main memory transfer without changing the chip area, thereby reducing the energy. As a case study, we simulated how much the performance could be improved by replacing SRAM with MRAM in a deep learning processor. The NVIDIA deep-learning accelerator (NVDLA) was used as a motif processor, and SegNet and U-Net were used as the target networks for the segmentation task. The image size was set to 512 × 1024 pixels. We evaluated the performance of the NVDLA with a 512-KB buffer and cache memory sizes of 1, 2, 4, and 8 MB for its on-chip memory, replacing these two memories with MRAM implementations. As a result, when both the buffer and cache were replaced with SOT-MRAM, the energy consumption and speed could be reduced by 18.6% and 17.9%, respectively. In addition, the performance per unit area was improved by more than 36.4%. Replacing SRAM with spin-transfer torque MRAM is not suitable for inference devices, because the latency is significantly worse as a result of its slow write operation.

show abstract

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

customersupport@researchsolutions.com

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

System and Design Technology Co-optimization of Chiplet-based AI Accelerator with Machine Learning

Cited by 2 publications

References 3 publications

Chiplet-Gym: Optimizing Chiplet-Based AI Accelerator Design With Reinforcement Learning

Chiplet-Gym: Optimizing Chiplet-Based AI Accelerator Design With Reinforcement Learning

A Case Study for Improving Performances of Deep-Learning Processor with MRAM

Contact Info

Product

Resources

About