System-level power optimization for a ΣΔ D/A converter for hearing-aid application

Pracný, Peter; Jørgensen, Ivan Harald Holger; Bruun, Erik

doi:10.1109/prime.2013.6603117

Cited by 2 publications

(3 citation statements)

References 9 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…As in section 3.3, maximum NTF gain Hinf can be increased to obtain the required peak SQNR performance [21]. A detailed investigation in [21] shows that a maximum NTF gain Hinf = 5 is sufficient to achieve the required SQNR, and further increase of respectively (see Table 2). After the reduction of OSR down to 8, the FOM of the IF is 16.3.…”

Section: Increasing the Number Of Quantizer Bitsmentioning

confidence: 97%

“…Hence, a figure of merit (FOM) developed for digital filters [2, 28,35] can be applied. In this work, the FOM is used to judge the complexity of the IF and the  modulator by counting the number and complexity of adders [11,[20][21][22][23]. This leads to…”

Section: Design Specifications and Figure-of-meritmentioning

confidence: 99%

“…With the same maximum clock frequency of the DPWM block as in Section 3.1, and with power savings in the IF and in the Class D output stage, also the  modulator must be investigated. This investigation was 11 performed in [21], and the result is included as the  FOM in Table 3. From this, a reduction of the current consumption of the  modulator of more than 60% is estimated.…”

Section: Increasing the Number Of Quantizer Bitsmentioning

confidence: 99%

See 2 more Smart Citations

System-Level Power Optimization of Digital Audio Back End for Hearing Aids

Pracný¹,

Jørgensen

Bruun

2016

Circuits Syst Signal Process

Self Cite

View full text Add to dashboard Cite

Abstract:Abstract-This work deals with power optimization of the audio processing back end for hearing aids -the interpolation filter (IF), the sigma-delta (SD modulator and the Class D power amplifier (PA) as a whole. Specifications are derived and insight into the tradeoffs involved is used to optimize the interpolation filter and the SD modulator on the system level so that the switching frequency of the Class D PA -the main power consumer in the back end -is minimized. A figure-of-merit (FOM) which allows judging the power consumption of the digital part of the back end early in the design process is used to track the hardware and power demands as the tradeoffs of the system level parameters are investigated. The result is the digital part of the back end optimized with respect to power which provides audio performance comparable to state-of-theart. A combination of system level parameters leading to the lowest switching frequency of the Class D power amplifier reported in literature for the SD modulatorbased back end is derived using this approach. Response to Reviewers:This submission is the final version of our manuscript. According to the instructions for authors and the email from the editor the following changes were done: -the order of the refernces was changed to alphabetic order.-footnote with contact information of all authors was added on the first page Thank you. Powered by Editorial Manager® and ProduXion Manager® from Aries Systems CorporationPeter Pracný, Abstract-This work deals with power optimization of the audio processing back end for hearing aids -the interpolation filter (IF), the sigma-delta ( modulator and the Class D power amplifier (PA) as a whole. Specifications are derived and insight into the tradeoffs involved is used to optimize the interpolation filter and the  modulator on the system level so that the switching frequency of the Class D PA -the main power consumer in the back end -is minimized. A figure-of-merit (FOM) which allows judging the power consumption of the digital part of the back end early in the design process is used to track the hardware and power demands as the tradeoffs of the system level parameters are investigated. The result is the digital part of the back end optimized with respect to power which provides audio performance comparable to state-of-the-art. A combination of system level parameters leading to the lowest switching frequency of the Class D power amplifier reported in literature for the  modulator-based back end is derived using this approach.

show abstract

Section: Increasing the Number Of Quantizer Bitsmentioning

confidence: 97%