System-level simulation modeling with MLDesigner

Schorcht, Gunar; Troxel, Ian A.; Farhangian, K.; Unger, Peter; Zinn, Daniel; Mick, Colin K.; George, Alan; Salzwedel, Horst

doi:10.1109/mascot.2003.1240659

Cited by 16 publications

(10 citation statements)

References 0 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…To validate these analytical results, we run simulations with ML designer [10] using the following channel model. The packet loss histogram consisted of N = 21 packet loss rates (Figure 4).…”

Section: Analytical Resultsmentioning

confidence: 99%

Practical Channel-adaptive Video Streaming with Fountain Codes

Ahmad

Hamzaoui

Al-Akaidi

2008

2008 Third International Conference on Pervasive Computing and Applications

View full text Add to dashboard Cite

Abstract-Video streaming is sensitive to packet loss, which can severely damage the quality of the received video. Video communication systems that rely on application-layer forward error correction (FEC) to combat packet loss are particularly suitable for pervasive computing because they can be used on top of any existing network architecture. However, since in heterogeneous environments network conditions are unpredictable, determining the right amount of redundancy introduced by the channel encoder is not obvious. This paper presents a practical implementation of a unicast video streaming system that solves this problem by using a rateless code and receiver feedback. In real simulations over the Internet our solution outperformed a standard approach based on fixed-rate forward error correction. For an Internet connection Konstanz-BeijingKonstanz and the standard Foreman sequence compressed with the H.264 video coder, the gain in average peak signal to noise ratio exceeded 3.5 decibels at 90 kilobits per second.

show abstract

Section: Analytical Resultsmentioning

confidence: 99%

Practical Channel-adaptive Video Streaming with Fountain Codes

Ahmad

Hamzaoui

Al-Akaidi

2008

2008 Third International Conference on Pervasive Computing and Applications

View full text Add to dashboard Cite

show abstract

“…The model was implemented in the MLDesigner tool [11], [12], a multi-domain simulator. It allows the modeling of hierarchical models by using block diagrams.…”

Section: Methodsmentioning

confidence: 99%

Model-based QoS evaluation for embedded wireless sensor networks

Jäger

Jungebloud

Maschotta

et al. 2013

2013 IEEE International Systems Conference (SysCon)

View full text Add to dashboard Cite

Abstract-Wireless sensor network technologies can be used for industrial embedded system design to save cabling cost and weight. However, their environment, architecture, and design issues are quite different from original sensor network applications. Simulation tools and system design environments have to be adapted to the special requirements, such as operational modes and phases which influence the system. This paper presents a more detailed wireless sensor network to check against the application requirements concerning QoS, reliability, and lifetime. An avionics application example is presented.

show abstract

“…They have studied two algorithms: ground moving target indicator (GMTI) and synthetic aperture radar (SAR). Their work focused on the modeling and the simulation of RapidIO hardware and related applications using MLDesigner [26]. They have developed a RapidIO test bed using Xilinx Virtex II Pro FPGA chips and boards, and a Tundra 4-port 250 MHz parallel RapidIO switch [21].…”

Section: Related Workmentioning

confidence: 99%

Real-time parallel implementation of Pulse-Doppler radar signal processing chain on a massively parallel machine based on multi-core DSP and Serial RapidIO interconnect

Klilou

Belkouch

Elleaume

et al. 2014

EURASIP J. Adv. Signal Process.

View full text Add to dashboard Cite

Pulse-Doppler radars require high-computing power. A massively parallel machine has been developed in this paper to implement a Pulse-Doppler radar signal processing chain in real-time fashion. The proposed machine consists of two C6678 digital signal processors (DSPs), each with eight DSP cores, interconnected with Serial RapidIO (SRIO) bus. In this study, each individual core is considered as the basic processing element; hence, the proposed parallel machine contains 16 processing elements. A straightforward model has been adopted to distribute the Pulse-Doppler radar signal processing chain. This model provides low latency, but communication inefficiency limits system performance. This paper proposes several optimizations that greatly reduce the inter-processor communication in a straightforward model and improves the parallel efficiency of the system. A use case of the Pulse-Doppler radar signal processing chain has been used to illustrate and validate the concept of the proposed mapping model. Experimental results show that the parallel efficiency of the proposed parallel machine is about 90%.

show abstract

System-level simulation modeling with MLDesigner

Cited by 16 publications

References 0 publications

Practical Channel-adaptive Video Streaming with Fountain Codes

Practical Channel-adaptive Video Streaming with Fountain Codes

Model-based QoS evaluation for embedded wireless sensor networks

Real-time parallel implementation of Pulse-Doppler radar signal processing chain on a massively parallel machine based on multi-core DSP and Serial RapidIO interconnect

Contact Info

Product

Resources

About