Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems
DOI: 10.1109/dftvs.2001.966799
|View full text |Cite
|
Sign up to set email alerts
|

System-on-chip oriented fault-tolerant sequential systems implementation methodology

Abstract: This paper presents a design methodology for fault tolerant sequential systems implemented on System on Chip (SoC

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
4
0

Publication Types

Select...
4
1
1

Relationship

0
6

Authors

Journals

citations
Cited by 9 publications
(4 citation statements)
references
References 4 publications
0
4
0
Order By: Relevance
“…• The first method is used by the Atmel AT40K FPGA, [7] and allows to identify the resources of the FPGA to be reprogrammed using a set of control registers. The control registers select the row and the column of the resource to be reconfigured.…”
Section: Fpga Architecture and Fault Modelmentioning
confidence: 99%
See 1 more Smart Citation
“…• The first method is used by the Atmel AT40K FPGA, [7] and allows to identify the resources of the FPGA to be reprogrammed using a set of control registers. The control registers select the row and the column of the resource to be reconfigured.…”
Section: Fpga Architecture and Fault Modelmentioning
confidence: 99%
“…This reprogramming strategy allows a very fast reprogramming and provides a fine granularity in partial reconfiguration. In [7] this feature is used to realize a tile-based spare allocation for the AT40K FPGA.…”
Section: Fpga Architecture and Fault Modelmentioning
confidence: 99%
“…The classic way for fault-tolerance FSM design is triple modular redundancy (TMR), where three copies of FSM are concurrently run and the correct output value is determined by voting [16]. Even though TMR may be viewed as a basic N-variant design method, we emphasize that the new N-variant methodology is not a simple replication of the FSMs.…”
Section: Fsmmentioning
confidence: 99%
“…At present there are many scientific publications, which cover SoC/SiP testing, diagnosis and repair problems [1][2][3][4][5][6][7][8][9][10][11][12][13][14][15][16][19][20]. The testing and repair problem for the digital system logic components has a special place, because repair of faulty logic blocks is technologically complicated problem.…”
Section: Introductionmentioning
confidence: 99%