1999
DOI: 10.1117/12.360543
|View full text |Cite
|
Sign up to set email alerts
|

Systematic methodology for optimizing the tradeoff of polysilicon depletion versus boron penetration in sub-0.18-μm surface-channel PMOS devices

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
5

Citation Types

0
11
0

Year Published

2005
2005
2011
2011

Publication Types

Select...
8

Relationship

0
8

Authors

Journals

citations
Cited by 9 publications
(11 citation statements)
references
References 0 publications
0
11
0
Order By: Relevance
“…On the other hand, previous studies have revealed that the high level of mechanical compressive stress, resulting from the conventional high-density-plasma (HDP) shallow trench isolation (STI) gap filling process, significantly degrades the device performance, negating the benefits of strain technologies as the device active area shrinks, particularly for nMOSFETs. [5][6][7] Therefore, it is crucial to suppress the effect of STI-induced compressive stress on device performance. Recently, sub atmospheric chemical vapor deposition (SACVD) oxide has been developed as a standard shallow trench filling process to achieve a high-aspect-ratio gap-fill capability and to reduce the STI-induced compressive stress at the 45 nm node.…”
Section: Introductionmentioning
confidence: 99%
“…On the other hand, previous studies have revealed that the high level of mechanical compressive stress, resulting from the conventional high-density-plasma (HDP) shallow trench isolation (STI) gap filling process, significantly degrades the device performance, negating the benefits of strain technologies as the device active area shrinks, particularly for nMOSFETs. [5][6][7] Therefore, it is crucial to suppress the effect of STI-induced compressive stress on device performance. Recently, sub atmospheric chemical vapor deposition (SACVD) oxide has been developed as a standard shallow trench filling process to achieve a high-aspect-ratio gap-fill capability and to reduce the STI-induced compressive stress at the 45 nm node.…”
Section: Introductionmentioning
confidence: 99%
“…Another source is the layout dependence caused by shallow trench isolation (STI) stress. 1) In addition, stress enhancement technique is positively applied to increase the mobility of electrons and holes in advanced technology. There are some papers highlighting the concern that mechanical stress affects the integrity of gate oxide and the reliability of a device.…”
Section: Introductionmentioning
confidence: 99%
“…Stress engineering related to the frontend process as well as the backend process of LSI is required. [1][2][3][4][5][6][7] As for shallow trench isolation (STI) structures, it was reported that a high stress field in the structure causes a variation in electrical characteristics, 8) suggesting that the estimation of stress fields in the devices is indispensable for successful LSI design and fabrication. Although stress fields or strains in a Si substrate can be detected by Raman spectroscopy or nanobeam diffraction (NBD), no effective technique has been reported for a measurement of nanoscale stress fields in a dielectric material that is used for STI filling.…”
Section: Introductionmentioning
confidence: 99%