2008 IEEE International Test Conference 2008
DOI: 10.1109/test.2008.4700636
|View full text |Cite
|
Sign up to set email alerts
|

Testing Techniques for Hardware Security

Abstract: Abstract-System security has emerged as a premier design requirement. While there has been an enormous body of impressive work on testing integrated circuits (ICs) desiderata such as manufacturing correctness, delay, and power, there is no reported effort to systematically test IC security in hardware. Our goal is to provide an impetus for this line of research and development by introducing techniques and methodology for rigorous testing of physically unclonable functions (PUFs). Recently, PUFs received a gre… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

1
118
0

Year Published

2010
2010
2022
2022

Publication Types

Select...
4
3
2

Relationship

0
9

Authors

Journals

citations
Cited by 158 publications
(119 citation statements)
references
References 25 publications
1
118
0
Order By: Relevance
“…Majzoobi, Koushanfar, and Potkonjak also introduced a suite of new techniques for testing the security of random IDs, such as true random-number generators (TRNGs), and PUFs. 33 Introducing such techniques is critical for many security applications that use random IDs and PUFs as security primitives or for key generation. The goal is not only to create a methodology for testing the security of random-ID generation and PUFs at the functional and IC levels, but also to define specific techniques and tools that can be extended to other security hardware.…”
Section: Design For Hardware Trustmentioning
confidence: 99%
“…Majzoobi, Koushanfar, and Potkonjak also introduced a suite of new techniques for testing the security of random IDs, such as true random-number generators (TRNGs), and PUFs. 33 Introducing such techniques is critical for many security applications that use random IDs and PUFs as security primitives or for key generation. The goal is not only to create a methodology for testing the security of random-ID generation and PUFs at the functional and IC levels, but also to define specific techniques and tools that can be extended to other security hardware.…”
Section: Design For Hardware Trustmentioning
confidence: 99%
“…It has been demonstrated in [11] that when the delay parameters δ ∈ Δ come from identical symmetric distributions with zero mean (in particular it is safe to assume that the δ's are i.i.d Gaussian, i.e., δ ∈ N (0, σ)), then the following statistical properties hold for a linear arbiter PUF:…”
Section: B Linear Arbiter Puf Statistical Propertiesmentioning
confidence: 99%
“…To improve the statistical properties of a linear PUF, the output of independent PUFs are XOR-mixed together as shown in Fig. 3 [11]. Fig.…”
Section: B Linear Arbiter Puf Statistical Propertiesmentioning
confidence: 99%
“…Eq. 4 with N = 2 and M = 2 shows that the challenge (0, 1) is equivalent to (2,3). (11,10) The constraint to avoid equivalent challenges can be formalized by this equation:…”
Section: ) Principlementioning
confidence: 99%