The Design and Implementation of a Low-Power Gating Scan Element in 32/28 nm CMOS Technology

Abstract

Abstract:Excessive power consumption during test application time has severely negative effects on chip reliability since it has an inevitable role in hot spots that appear, degradation of performance, circuit premature destruction, and functional failures. In scan-based designs, rippling transitions caused by test patterns shifting along the scan chain not only elevate power consumption in the scan chain but also introduce spurious switching activities in the combinational logic. In this work, a new low power gating scan cell for scan based designs has been proposed in order to reduce power consumption in the scan chain as well as the combinational part during shifting. We have modified the conventional scan cell and augmented it with state preserving and gating logic that enables an average power reduction in combinational logic during shift mode. The new scan cell mitigates the number of transitions during shift and capture cycles. Thus, it reduces the average power consumption inside the scan cell and as a result the scan chain during scan shifting with a low impact on peak power during the capture cycle. Furthermore, due to introducing a new shorter shift path, improvements are observed in terms of propagation delay and power consumption in the scan chain during shifting. This leads to higher feasible shift frequency whereby the shift frequency is limited by the maximum power budget and hence results in reducing the test application time. The post-layout spice simulation results show a 7.21% reduction in total power consumption, an average 12.25% reduction of shift power consumption, and a 50.7% improvement in the clock (CLK)-to-shift propagation delay over the conventional scan cell in Synopsys 32/28 nm standard CMOS technology.

Implementation of High-Speed Compact Level-Up Shifter for Nano-Scale Applications

“…In typical CMOS technology [24], a single-threshold design restricts transistors to supplying electricity to circuitry that operates at a specific voltage. However, MTCMOS introduces multiple threshold devices like HVT and LVT.…”

“…Despite the fact that LVT-based transistors leak more current than HVT-based transistors, the implementation of the super-cut-off mechanism effectively reduces the amount of leakage when MN2 or MN5 is turned off. In typical CMOS technology [24], a single-threshold designrestricts transistors to supplying electricity to circuitry that operates at a specific voltage. However, MTCMOS introduces multiple threshold devices like HVT and LVT.…”

“…"Transistor stacking" is a straightforward technique that involves connecting multiple transistors in series. This configuration significantly reduces power leakage com- In typical CMOS technology [24], a single-threshold designrestricts transistors to supplying electricity to circuitry that operates at a specific voltage. However, MTCMOS introduces multiple threshold devices like HVT and LVT.…”

Sequential-Fault Diagnosis Strategy for High-Speed Train Traction Systems Based on Unreliable Tests

“…Using design-for-testability (DFT) [7] can make a bus controller work more reliably and stably. One of the methods of DFT is scanning design [8][9][10][11], which can effectively improve the reliability of testing. Testability optimization can address the current shortcomings in the testability of a system by taking appropriate measures via certain means to meet the testability requirements of the system.…”