The design of a new spiking neuron using dual work function silicon nanowire transistors

Abstract

A new spike neuron cell is designed using vertically grown, undoped silicon nanowire transistors. This study presents an entire design cycle from designing and optimizing vertical nanowire transistors for minimal power dissipation to realizing a neuron cell and measuring its dynamic power consumption, performance and layout area. The design cycle starts with determining individual metal gate work functions for NMOS and PMOS transistors as a function of wire radius to produce a 300 mV threshold voltage. The wire radius and effective channel length are subsequently varied to find a common body geometry for both transistors that yields smaller than 1 pA OFF current while producing maximum drive currents. A spike neuron cell is subsequently built using these transistors to measure its transient performance, power dissipation and layout area. Post-layout simulation results indicate that the neuron consumes 0.397 µW to generate a +1 V and 1.12 µW to generate a −1 V output pulse for a fan-out of five synapses at 500 MHz; the power dissipation increases by approximately 3 nW for each additional synapse at the output for generating either pulse. The neuron circuit occupies approximately 0.27 µm2.

Coupling of Semiconductor Nanowires with Neurons and Their Interfacial Structure

“…Many approaches can be considered for the fabrication of nanowire-based neuron devices, including coupling nanowire transistors to neurons [ 24 , 25 ] and probing neurons with vertical nanowire array [ 26 ]. In all of these cases, the signal is transferred through the interface.…”