2001
DOI: 10.1109/23.940122
|View full text |Cite
|
Sign up to set email alerts
|

The fast tracker processor for hadron collider triggers

Abstract: Perspectives for precise and fast track reconstruction in future hadron collider experiments are addressed. We discuss the feasibility of a pipelined highly parallel processor dedicated to the implementation of a very fast tracking algorithm. The algorithm is based on the use of a large bank of pre-stored combinations of trajectory points, called patterns, for extremely complex tracking systems. The CMS experiment at LHC is used as a benchmark. Tracking data from the events selected by the level-1 trigger are … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
31
0

Year Published

2001
2001
2013
2013

Publication Types

Select...
5
1
1

Relationship

2
5

Authors

Journals

citations
Cited by 20 publications
(31 citation statements)
references
References 9 publications
0
31
0
Order By: Relevance
“…W E PROPOSE the use of a dedicated hardware processor, fast-track [1] (FTK), for online pattern recognition of tracker detector data. FTK is an evolution of the Silicon Vertex Tracker (SVT) [2], the tracker now running at the Collider Detector at Fermi Lab (CDF) experiment.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…W E PROPOSE the use of a dedicated hardware processor, fast-track [1] (FTK), for online pattern recognition of tracker detector data. FTK is an evolution of the Silicon Vertex Tracker (SVT) [2], the tracker now running at the Collider Detector at Fermi Lab (CDF) experiment.…”
Section: Introductionmentioning
confidence: 99%
“…It can be added even after the baseline has been built, as an upgrade, if the possibility of adding a bypass to spy on the events is included in the DAQ from the beginning. Technical details of the proposed system can be found elsewhere [1].…”
Section: Introductionmentioning
confidence: 99%
“…If the detector is divided into 8 regions, each processor would receive 23 links, find clusters and organize them into the 24 inputs received by the processor core. In fact there are four inputs [89] for each one of the six FTK input buses. The dual-output HOLA board that drives both the usual DAQ data stream and an identical one to FTK was designed and tested, and passed an ATLAS board review.…”
Section: Ftk and The Atlas Daq Systemmentioning
confidence: 99%
“…If the this number of region will be considered too high, a feasible option is to operate FTK on only a subset of the Level-1 triggers. A single 9U VME crate would contain the engine core for a detector region, as described in [89]. The core size is dominated by the large bank of pre-calculated hit patterns (pattern bank) used to perform pattern recognition.…”
Section: Ftk and The Atlas Daq Systemmentioning
confidence: 99%
See 1 more Smart Citation