2012
DOI: 10.4028/www.scientific.net/amr.433-440.7530
|View full text |Cite
|
Sign up to set email alerts
|

The Implementation of a High Speed Ethernet Traffic Generator Based on FPGA

Abstract: High speed Ethernet traffic is important for some system tests which use TCP/IP as the data communication. A software way to do this job brings benefits on robust, but due to the limitation of CPU, it can not give full line speed of Ethernet frame, especially where short frame is needed. An implementation of an embedded high speed network traffic generator which is based on FPGA is introduced. It can be used to generate arbitrary length of PRBS Ethernet frame. Due to the high speed process ability of FPGA, eve… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2015
2015
2019
2019

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 6 publications
0
1
0
Order By: Relevance
“…It is also not flexible enough. A traffic generator [15,16] based on FPGA can achieve full gigabit link utilization, which motivates us to do it better.…”
Section: Related Workmentioning
confidence: 99%
“…It is also not flexible enough. A traffic generator [15,16] based on FPGA can achieve full gigabit link utilization, which motivates us to do it better.…”
Section: Related Workmentioning
confidence: 99%