Proceedings of IEEE Data Compression Conference (DCC'94)
DOI: 10.1109/dcc.1994.305929
|View full text |Cite
|
Sign up to set email alerts
|

The MVP: a highly-integrated video compression chip

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
5
0

Publication Types

Select...
6
1
1

Relationship

0
8

Authors

Journals

citations
Cited by 16 publications
(5 citation statements)
references
References 7 publications
0
5
0
Order By: Relevance
“…One example of hardware implementation is the Texas Instruments' Multimedia Video Processor (MVP) [6]. The MVP is a single chip MIMD multiprocessor with crossbar shared memory.…”
Section: Bi-directional Predictionmentioning
confidence: 99%
“…One example of hardware implementation is the Texas Instruments' Multimedia Video Processor (MVP) [6]. The MVP is a single chip MIMD multiprocessor with crossbar shared memory.…”
Section: Bi-directional Predictionmentioning
confidence: 99%
“…The MS5000 system has been used as a test system for the UWICL. (For the detailed description, see references [9,12,13] for the TMS320C80 and reference [11] for the MS5000 system. )…”
Section: The Tms320c80 Processor and Ms5000 Systemmentioning
confidence: 99%
“…Several FFT systems using wafer scale integration (WSI) technology have also been reported [8]- [10]. More recently, a multipurpose signal processor, the MVP chip, has been introduced [14], [12] to perform a variety of DSP functions, including the FFT. The MVP employs a massive parallel architecture incorporating a switch matrix, several DSP modules, and a general-purpose reduced instruction set computer (RISC) module to achieve real-time processing for a large number of DSP tasks.…”
Section: Introductionmentioning
confidence: 99%