The new method of calculation sum and difference histogram for quantized data

Chaberski, Dariusz; Zieliński, M.; Grzelak, Sławomir

doi:10.1016/j.measurement.2009.05.004

Cited by 12 publications

(13 citation statements)

References 5 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The mathematical model of averaging for both synchronous and asynchronous measurements is presented. The results of simulations for asynchronous measurements correspond to theoretical approaches presented in [9][10][11][12], but are significantly more general. In case of synchronous measurements, the model allows to research the influence of different types of noise on results of averaging.…”

Section: Discussionsupporting

confidence: 77%

Quantization Error in Time-to-Digital Converters

Zaworski¹,

Chaberski²,

Kowalski³

et al. 2012

Metrology and Measurement Systems

Self Cite

View full text Add to dashboard Cite

Methods of time interval measurement can be divided into asynchronous and synchronous approaches. It is well known that in asynchronous methods of time-interval measurement, uncertainty can be reduced by using statistical averaging. The motivation of this paper is an investigation of averaging in time interval measurements, especially in a synchronous measurement. In this article, authors are considering the method of averaging to reduce the influence of quantization error on measurement uncertainty in synchronous time-interval measurement systems, when dispersion of results, caused by noise is present. A mathematical model of averaging, which is followed by the results of numerical simulations of averaging of measurement series is presented. The analysis of results leads to the conclusion that in particular conditions the influence of the quantization error on measurement uncertainty can be minimized by statistical averaging, similar to asynchronous measurements.

show abstract

Section: Discussionsupporting

confidence: 77%

Quantization Error in Time-to-Digital Converters

Zaworski¹,

Chaberski²,

Kowalski³

et al. 2012

Metrology and Measurement Systems

Self Cite

View full text Add to dashboard Cite

show abstract

“…The quantization and nonlinearity minimization method (QNM) assumed the usage (as the PDF function) of the continuous uniform distribution for every quantized data [7]. The width of this distribution is equal to the range of the time channel (quantization step) where time stamp has been receipted.…”

Section: Principle Of the Scm Methodsmentioning

confidence: 99%

A Sub-Channel method for the time-intervals histogram calculation

Frankowski

Zieliński

2015

2015 17th International Conference on Transparent Optical Networks (ICTON)

View full text Add to dashboard Cite

One of the methods used for presenting the results of the time-interval measurement is a two-sample-difference of quantized data histogram calculation method. The proposed Sub-Channel method allows to increase the precision and minimizes the influence of nonlinearity and quantization error during the time-interval histogram calculation. It is possible to achieve, thanks to the information obtained by an optical method, from the matrix of the probabilities of counts in particular delay cells. Using this matrix, the appropriate envelope functions and their parameters is possible for obtainable. This information is useful in the preparation of the time-intervals histogram with any resolution, independent of the real time-interval-module resolution. This paper describes a methodology of creation an envelope function and explains the process of applying a Sub-Channel method for the time-intervals histogram calculation.

show abstract

“…[8][9][10][11][12][13][14][15][16] Although the time resolution achieved using a TDC with an ASIC is superior to that achieved using field-programmable gate array (FPGA) platforms, [8][9][10] TDC circuits have been implemented in FPGA platforms due to their flexible and short establishment time. [21][22][23][24][25][26][27] The tapped delay line (TDL) is the simplest TDC architecture. [17][18][19][20] However, a lack of uniformity in the delay cell of FPGA-based TDC implementations lowers the time resolution.…”

Section: Introductionmentioning

confidence: 99%

“…Thus, numerous studies have attempted to deal with the nonuniformity in the delay cell of FPGA platforms by using calibration circuits. [21][22][23][24][25][26][27] Wave-union TDCs improve the time resolution, particularly in the ultra-wide bins found in FPGA-based TDCs. 28 Uniform delay cells are required for a TDL TDC.…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

Run‐time calibration scheme for the implementation of a robust field‐programmable gate array–based time‐to‐digital converter

Chen

2018

Circuit Theory & Apps

View full text Add to dashboard Cite

In this study, we propose a robust field-programmable gate array (FPGA)-based time-to-digital converter (TDC) with run-time calibration. A code density test was used for differential nonlinearity (DNL) calibration to deal with nonuniformity in delay cells. The proposed calibration scheme is implemented as a four-step finite state machine (FSM) for run-time calibration. We implemented the TDC with the proposed run-time calibration circuit on the Xilinx 65-nm FPGA platform. This improved the DNL and integral nonlinearity (INL) values over those obtained using a TDC without run-time calibration circuit. The DNL and INL values at a time resolution of 46.875 picoseconds were [−0.68, 1.04] and [−4.27, 2.27] least significant bits, respectively. More than 30% DNL and INL improvements are achieved for the TDC with calibration circuit. The results obtained at temperatures of 27 • C to approximately 70 • C indicated that the proposed run-time calibration circuit enhanced the capability of the FPGA-based TDC against temperature effects. The FPGA-based TDC with the proposed run-time calibration FSM provides robust high-resolution performance suited for a range of scientific applications. KEYWORDS differential nonlinearity (DNL), field-programmable gate array (FPGA), run-time calibration, time-to-digital converter (TDC) Int J Circ Theor Appl. 2019;47:19-31.wileyonlinelibrary.com/journal/cta

show abstract

The new method of calculation sum and difference histogram for quantized data

Cited by 12 publications

References 5 publications

Quantization Error in Time-to-Digital Converters

Quantization Error in Time-to-Digital Converters

A Sub-Channel method for the time-intervals histogram calculation

Run‐time calibration scheme for the implementation of a robust field‐programmable gate array–based time‐to‐digital converter

Contact Info

Product

Resources

About