Proceedings Electronic Components and Technology, 2005. ECTC '05.
DOI: 10.1109/ectc.2005.1441368
|View full text |Cite
|
Sign up to set email alerts
|

Thermal and Crosstalk-Aware Physical Design for 3D System-On-Package

Abstract: 3D packaging via System-On-Package (SOP) is a viable alternative to System-On-Chip (SOC) to meet the rigorous requirements of today's mixed signal system integration. In this article, we present the first physical layout algorithm for 3D SOP that performs thermal-aware 3D placement and crosstalkaware 3D global routing. Existing approaches consider thermal distribution and crosstalk issues as an afterthought, which may require expensive cooling scheme and additional routing layers. Our goal is to overcome this … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
4
0

Publication Types

Select...
5
4

Relationship

1
8

Authors

Journals

citations
Cited by 10 publications
(4 citation statements)
references
References 21 publications
0
4
0
Order By: Relevance
“…Second, high-performance chips are vertically stacked, while the thermal resistance increases with the number of stacked chips. This is a common scenario in 3D package platforms such as TSV-SIP (through silicon via) and HBM [94][95][96][97][98][99][100][101][102][103]. These two categories of thermal management challenges are reviewed in Secs.…”
Section: Thermal Management Challenges In Heterogeneousmentioning
confidence: 99%
“…Second, high-performance chips are vertically stacked, while the thermal resistance increases with the number of stacked chips. This is a common scenario in 3D package platforms such as TSV-SIP (through silicon via) and HBM [94][95][96][97][98][99][100][101][102][103]. These two categories of thermal management challenges are reviewed in Secs.…”
Section: Thermal Management Challenges In Heterogeneousmentioning
confidence: 99%
“…Unlike the active physical design research effort in mixed signal SOC [4], [5] and 3-D stacked die technology [6]- [8], however, the research for 3-D SOP considerably lacks behind due to its short history. The physical design research for SOP has been recently pioneered by the [9]- [14]. Decoupling capacitor placement is done for two-dimensional (2-D) printed circuit board (PCB) designs [15]- [17].…”
Section: Related Workmentioning
confidence: 99%
“…Advanced methods are utilized for global routing frequently. The most recent looks into on global routing is meant to upgrade diverse multi-target capacities related with execution and blockage, warm issues (Goplen & Sapatnekar, 2005), obstruction (Minz, Wong, & Lim, 2005), impediment mindful steering (Pandiaraj et al, 2017a;Ghosal, Das, & Das, 2012b) and so forth.…”
Section: Introductionmentioning
confidence: 99%