1997
DOI: 10.1109/96.575567
|View full text |Cite
|
Sign up to set email alerts
|

Thermosonic bonding of an optical transceiver based on an 8×8 vertical cavity surface emitting laser array

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
19
0

Year Published

2000
2000
2016
2016

Publication Types

Select...
8

Relationship

0
8

Authors

Journals

citations
Cited by 48 publications
(19 citation statements)
references
References 10 publications
0
19
0
Order By: Relevance
“…It is not only used for electrical connections, but also for sub-micron accuracy alignment in many packaging applications [22]- [24]. In addition, a series of work has been done on flip chip bump height control [25], [26]. Here, flip chip bonding with solder spheres and gold bumps were performed to examine corresponding reliability and repeatability.…”
Section: A Flip Chip Packagingmentioning
confidence: 99%
“…It is not only used for electrical connections, but also for sub-micron accuracy alignment in many packaging applications [22]- [24]. In addition, a series of work has been done on flip chip bump height control [25], [26]. Here, flip chip bonding with solder spheres and gold bumps were performed to examine corresponding reliability and repeatability.…”
Section: A Flip Chip Packagingmentioning
confidence: 99%
“…The quartz window allows a CCD camera, mounted underneath the platform, to view the bump array and the chip simultaneously for alignment purposes. The platform, and hence the carrier, can be translated in the horizontal plane, and rotated about the vertical axis; it can also be tilted to achieve good parallelism between chip and carrier, an essential requirement for array bonding [9]- [11].…”
Section: Bump-to-chip Bondingmentioning
confidence: 99%
“…9 appears to contain both systematic and random components. The systematic component-an increase in bond strength from left to right-is believed to be associated with the presence of slight nonparallelism between the chip and the carrier during the bonding process [11], [12]. Unfortunately, at the time of measurement there was no diagnostic tool for monitoring the parallelism between chip and carrier prior to bonding.…”
Section: Shear Testsmentioning
confidence: 99%
“…Timothy developed a transverse TSFC bonder and assembled a 64 I/O chip to a glass substrate with gold pads. It was found that the bonding process is affected by process parameters such as bonding force, time, temperature, ultrasonic power, and coplanarity [3,4]. The bonding process has been experimentally optimized to increase the shear strength of the assembled flip chip die [5].…”
Section: Introductionmentioning
confidence: 99%