2003
DOI: 10.1016/s0026-2714(03)00073-8
|View full text |Cite
|
Sign up to set email alerts
|

Thin dielectric reliability assessment for DRAM technology with deep trench storage node

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2004
2004
2020
2020

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 12 publications
(3 citation statements)
references
References 90 publications
0
3
0
Order By: Relevance
“…A major limitation of dielectric stress for BD study is that the experimental time window usually spans from 1 to ∼10 4 s in wafer-level testing. To expand beyond this conventional time window, several different institutions 13,[24][25][26][27][28][29][30] have carried out long-term stress of up to three years at relatively lower stress-voltages. Nevertheless, though long-term stress over many years are certainly beneficial, its throughput is rather limited because of the long turn-around time.…”
Section: Identification and Demonstration Of Correct Voltage/field Ac...mentioning
confidence: 99%
See 1 more Smart Citation
“…A major limitation of dielectric stress for BD study is that the experimental time window usually spans from 1 to ∼10 4 s in wafer-level testing. To expand beyond this conventional time window, several different institutions 13,[24][25][26][27][28][29][30] have carried out long-term stress of up to three years at relatively lower stress-voltages. Nevertheless, though long-term stress over many years are certainly beneficial, its throughput is rather limited because of the long turn-around time.…”
Section: Identification and Demonstration Of Correct Voltage/field Ac...mentioning
confidence: 99%
“…(15). The data of the long-term stress of 2.2 nm and 6.2 nm are from 13) and 24) with the device areas of 2.475 × 10 5 μm 2 and 10 5 μm 2 , respectively.…”
Section: Identification and Demonstration Of Correct Voltage/field Ac...mentioning
confidence: 99%
“…Cumulative failure distribution F (t) has been calculated and plotted versus time in Figure 14, which shows a logarithmic dependence (R 2 = 1) [54][55][56] . The t 50% value, calculated for 50% of failures from F (t), is equal to 2 × 10 5 h and the failure rate corresponds to 550 FITs for 15 years, in accordance with results reported by numerous papers on GaAs unpackaged LED technology 1,2,7 .…”
Section: Reliability Investigations Using Technological Dispersionmentioning
confidence: 99%