2010
DOI: 10.1016/j.sse.2009.12.013
|View full text |Cite
|
Sign up to set email alerts
|

Thin-film devices for low power applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

1
8
0

Year Published

2012
2012
2021
2021

Publication Types

Select...
4
2
2
1

Relationship

0
9

Authors

Journals

citations
Cited by 26 publications
(9 citation statements)
references
References 19 publications
1
8
0
Order By: Relevance
“…The drain-induced barrier lowering DIBL was also extracted through the V T variation in the linear (V T1 ) and saturation (V T2 ) region for the different devices under study and the results are shown in Table I for V DS =50 mV and V DS =1 V. The V T2 was extracted using the current level related with V T1 . The reduced DIBL values for a thinner silicon film are in agreement with the reduced output conductance, indicating that a smaller t Si is more effective for short channel effect reduction [11]. This behavior can be confirmed through Fig.…”
Section: Resultssupporting
confidence: 76%
“…The drain-induced barrier lowering DIBL was also extracted through the V T variation in the linear (V T1 ) and saturation (V T2 ) region for the different devices under study and the results are shown in Table I for V DS =50 mV and V DS =1 V. The V T2 was extracted using the current level related with V T1 . The reduced DIBL values for a thinner silicon film are in agreement with the reduced output conductance, indicating that a smaller t Si is more effective for short channel effect reduction [11]. This behavior can be confirmed through Fig.…”
Section: Resultssupporting
confidence: 76%
“…Two etch processes are used: a) Electronic mail: romuald.blanc@st.com (1) The "high ion energy" process: CH 3 After both processes, a quasi in situ microwave plasma O 2 /N 2 post-treatment is performed using a remote microwave plasma reactor from Lam Research in order to remove carbon residues left on the silicon surface after the etching processes: O 2 4250 sccm/N 2 750 sccm/1000 mTorr/2500 W s . Two etch processes are used: a) Electronic mail: romuald.blanc@st.com (1) The "high ion energy" process: CH 3 After both processes, a quasi in situ microwave plasma O 2 /N 2 post-treatment is performed using a remote microwave plasma reactor from Lam Research in order to remove carbon residues left on the silicon surface after the etching processes: O 2 4250 sccm/N 2 750 sccm/1000 mTorr/2500 W s .…”
Section: A Spacer Etchingmentioning
confidence: 99%
“…2,3 To overcome these challenges, raised S/D regions have been introduced by an additional step of silicon epitaxy right after the formation of Si 3 N 4 gate spacers. After the multiple etch processes involved in the elaboration of the transistor's gate and spacers, the remaining silicon thickness can be as low as 3 nm.…”
Section: Introductionmentioning
confidence: 99%
“…Additionally, the fully depleted intrinsic channel provides immunity to UTB devices from random dopant fluctuations [2]. Hence, these devices show excellent prospects for low power digital [3] as well as analog applications [4].…”
Section: Introductionmentioning
confidence: 99%