2022
DOI: 10.21203/rs.3.rs-1215280/v1
|View full text |Cite
Preprint
|
Sign up to set email alerts
|

Three-Dimensionally and Stackable C-Axis-Aligned Crystalline Indium-Gallium-Zinc Oxide Field-Effect Transistor with Gate Length of 6.8-nm

Abstract: Hardware is required to be further miniaturized aiming at advancement of the Internet of things and artificial intelligence. Widely used Si transistors, which have achieved miniaturization on the order of 10 nm, are apparently difficult to further miniaturize, and stacking techniques have been developed as a breakthrough. Our IGZO FETs have a gate length of 6.8 nm or less owing to the wide band gap of IGZO and an optimized transistor structure, and can be highly integrated by a contact formation technique.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2023
2023
2023
2023

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 1 publication
0
1
0
Order By: Relevance
“…The insertion of a buffer layer between the active layer and the bottom gate insulating film (BGI) can also change the character of the surface. [184] By leveraging the disparity in electron affinity between the buffer layer and active layer or by introducing negative charges at the interface between the BGI and buffer layer, it is possible to enhance the controllability of top-gate electrode. This, in turn, enables an increase in the current drive capacity, thereby mitigating the negative shift in V TH .…”
Section: Igzo-based Capacitor-less Dynamic Random Access Memory (Dram)mentioning
confidence: 99%
“…The insertion of a buffer layer between the active layer and the bottom gate insulating film (BGI) can also change the character of the surface. [184] By leveraging the disparity in electron affinity between the buffer layer and active layer or by introducing negative charges at the interface between the BGI and buffer layer, it is possible to enhance the controllability of top-gate electrode. This, in turn, enables an increase in the current drive capacity, thereby mitigating the negative shift in V TH .…”
Section: Igzo-based Capacitor-less Dynamic Random Access Memory (Dram)mentioning
confidence: 99%