2019
DOI: 10.1109/ted.2019.2946749
|View full text |Cite
|
Sign up to set email alerts
|

Three Multiterminal Silicon Power Chips for an Optimized Monolithic Integration of Switching Cells: Validation on an H-Bridge Inverter

Abstract: The paper deals with the monolithic integration in silicon of a multi-phase static power converter (DC/AC or AC/DC) for medium power applications from few kilowatts to few tens of kilowatts. The power devices blocking capability is in the range of 600V to 1200V. The authors present an original 3chip integration approach that combines both monolithic integration in silicon and Printed Circuit Board (PCB) packaging process. It allows for taking advantage of both silicon level technology as well as PCB level tech… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2023
2023
2023
2023

Publication Types

Select...
1

Relationship

1
0

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 23 publications
0
1
0
Order By: Relevance
“…2 (a), the high-side row multi-terminal chip is directly bonded by its backside on a DBC/IMS substrate [3]. However, the low-side row multi-terminal chip is advantageously flipped and is bonded by its source side as previously proposed [11][12]. In this configuration the switching loop is not planar-type as in a standard drain-side soldering packaging but orthogonal-type with a lowering loop area.…”
Section: Principle Of the Single-chip High-side Row And Low-side Row ...mentioning
confidence: 99%
“…2 (a), the high-side row multi-terminal chip is directly bonded by its backside on a DBC/IMS substrate [3]. However, the low-side row multi-terminal chip is advantageously flipped and is bonded by its source side as previously proposed [11][12]. In this configuration the switching loop is not planar-type as in a standard drain-side soldering packaging but orthogonal-type with a lowering loop area.…”
Section: Principle Of the Single-chip High-side Row And Low-side Row ...mentioning
confidence: 99%