2012 IEEE 12th International Conference on Computer and Information Technology 2012
DOI: 10.1109/cit.2012.58
|View full text |Cite
|
Sign up to set email alerts
|

Three-Operand Floating-Point Adder

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
11
0

Year Published

2014
2014
2023
2023

Publication Types

Select...
3
2
1

Relationship

0
6

Authors

Journals

citations
Cited by 19 publications
(11 citation statements)
references
References 3 publications
0
11
0
Order By: Relevance
“…The traditional fused floating-point three-term adder reduces the area, latency and power consumption compared to the discrete floating-point three-term adder by sharing the common logic [9], [10]. However, it is an initial design so that optimizations can be applied to improve the performance.…”
Section: An Improved Fused Floating-point Three-term Addermentioning
confidence: 97%
See 4 more Smart Citations
“…The traditional fused floating-point three-term adder reduces the area, latency and power consumption compared to the discrete floating-point three-term adder by sharing the common logic [9], [10]. However, it is an initial design so that optimizations can be applied to improve the performance.…”
Section: An Improved Fused Floating-point Three-term Addermentioning
confidence: 97%
“…Fig. 2 shows a traditional fused floating-point three-term adder [9], [10]. The traditional floating-point three-term adder takes three operands and performs the two additions at once.…”
Section: Traditional Fused Floating-point Three-term Addersmentioning
confidence: 99%
See 3 more Smart Citations